- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358876 > LM80CIMT-3 (NATIONAL SEMICONDUCTOR CORP) Serial Interface ACPI-Compatible Microprocessor System Hardware Monitor PDF資料下載
參數(shù)資料
| 型號： | LM80CIMT-3 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | Serial Interface ACPI-Compatible Microprocessor System Hardware Monitor |
| 中文描述： | 7-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO24 |
| 封裝： | PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 23/29頁 |
| 文件大?。?/td> | 435K |
| 代理商： | LM80CIMT-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Functional Description
(Continued)
12.3 Configuration Register— Address 00h
Power on default
<
7:0
>
= 00001000 binary
Bit
Name
Read/
Write
Read/Write
Description
0
Start
A one enables startup of monitoring operations, a zero puts the part in standby mode.
Note:
The outputs of Interrupt pins will not be cleared if the user writes a zero to this
location after an interrupt has occurred unlike “INT_Clear” bit.At start up, limit checking
functions and scanning begin. Note, all limits should be set in the Value RAM before
setting this bit HIGH.
A one enables the INT Interrupt output.
A one selects an active high open source output while a zero selects an active low
open drain output.
A one disables the INT and RST_OUT/OS outputs without affecting the contents of
Interrupt Status Registers. The device will stop monitoring. It will resume upon clearing
of this bit.
A one outputs at least a 10 ms active low reset signal at RESET, if
<
7
>
= 1 and
<
6
>
= 0 in the Fan Divisor/RST_OUT/OS Register. This bit is cleared once the pulse
has gone inactive.
A one clears the CI (Chassis Intrusion) pin. This bit clears itself after the CI pins
cleared.
A one in this bit drives a one on GPO (General Purpose Output) pin.
A one restores power on default value to the Configuration Register, Interrupt Status
Registers, Interrupt Mask Registers, Fan Divisor/RST_OUT/OSRegister, and the OS
Configuration/Temperature Resolution Register. This bit clears itself since the power
on default is zero.
1
2
INT Enable
INT polarity
select
INT_Clear
Read/Write
Read/Write
3
Read/Write
4
RESET
Read/Write
5
Chassis Clear
Read/Write
6
7
GPO
INITIALIZATION
Read/Write
Read/Write
www.national.com
23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM80CIMT-31 | Serial Interface ACPI-Compatible Microprocessor System Hardware Monitor |
| LM832 | LM832 Dynamic Noise Reduction System DNR |
| LM832M | LM832 Dynamic Noise Reduction System DNR |
| LM832N | LM832 Dynamic Noise Reduction System DNR |
| LM833D | DUAL OPERATIONAL AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM80CIMT-3/NOPB | 功能描述:監(jiān)控電路 RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| LM80CIMT-31 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Serial Interface ACPI-Compatible Microprocessor System Hardware Monitor |
| LM80CIMT3NOPB | 制造商:Texas Instruments 功能描述:Processor Supervisor 24-Pin TSSOP Rail |
| LM80CIMT5 | 制造商:Texas Instruments 功能描述: |
| LM80CIMT-5 | 功能描述:監(jiān)控電路 RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。