參數(shù)資料
型號(hào)： LM12L458CIV
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類(lèi)： 模擬信號(hào)調(diào)理
英文描述： 12-Bit Sign Data Acquisition System with Self-Calibration
中文描述： SPECIALTY ANALOG CIRCUIT, PQCC44
封裝： PLASTIC, LCC-44
文件頁(yè)數(shù)： 25/36頁(yè)
文件大?。?/td> 695K
代理商： LM12L458CIV
3.0 FIFO
(Continued)
data format to a full sixteen bits or the instruction address
that generated the conversion and the resulting data. These
modes are selected according to the logic state of the Con-
figuration register’s Bit 5.
The FIFO status should be read in the Interrupt Status regis-
ter (Bits 11–15) to determine the number of conversion re-
sults that are held in the FIFO before retrieving them. This
will help prevent conversion data corruption that may take
place if the number of reads are greater than the number of
conversion results contained in the FIFO. Trying to read the
FIFO when it is empty may corrupt new data being written
into the FIFO. Writing more than 32 conversion data into the
FIFO by the ADC results in loss of the first conversion data.
Therefore, to prevent data loss, it is recommended that the
LM12L458’s interrupt capability be used to inform the sys-
tem controller that the FIFO is full.
The lower portion (A0=0) of the data word (Bits 0–7) should
be read first followed by a read of the upper portion (A0 = 1)
when using the 8-bit bus width (BW = 1). Reading the upper
portion first causes the data to shift down, which results in
loss of the lower byte.
Bits 0–12
hold 12-bit + sign conversion data.
Bits 0–3
will
be 1110 (LSB) when using 8-bit plus sign resolution.
Bits 13–15
hold either the instruction responsible for the as-
sociated conversion data or the sign bit. Either mode is se-
lected with Bit 5 in the Configuration register.
Using the FIFO’s full depth is achieved as follows. Set the
value of the Interrupt Enable registers’s Bits 11–15 to 1111
and the Interrupt Enable register’s Bit 2 to a “1”. This gener-
ates an external interrupt when the 31st conversion is stored
in the FIFO. This gives the host processor a chance to send
a “0” to the LM12L458’s Start bit (Configuration register) and
halt the ADC before it completes the 32nd conversion. The
Sequencer halts after the current (32) conversion is com-
pleted. The conversion data is then transferred to the FIFO
and occupies the 32nd location. FIFO overflow is avoided if
the Sequencer is halted before the start of the 32nd conver-
sion by placing a “0” in the Start bit (Configuration register).
It is important to remember that the Sequencer
continues to
operate even if a FIFO interrupt (INT 2) is internally or ex-
ternally generated
. The only mechanisms that stop the Se-
quencer are an instruction with the PAUSE bit set to “1”
(halts before instruction execution), placing a “0” in the Con-
figuration register’s START bit, or placing a “1” in the Con-
figuration register’s RESET bit.
4.0 Sequencer
The Sequencer uses a 3-bit counter (Instruction Pointer, or
IP, in Figure 9) to retrieve the programmable conversion in-
structions stored in the Instruction RAM. The 3-bit counter is
reset to 000 during chip reset or if the current executed in-
struction has its Loop bit (Bit 1 in any Instruction RAM “00”)
set high (“1”). It increments at the end of the currently ex-
ecuted instruction and points to the next instruction. It will
continue to increment up to 111 unless an instruction’s Loop
bit is set. If this bit is set, the counter resets to “000” and ex-
ecution begins again with the first instruction. If all instruc-
tions have their Loop bit reset to “0”, the Sequencer will ex-
ecute all eight instructions continuously. Therefore, it is
important to realize that if less than eight instructions are
programmed, the Loop bit on the last instruction must be set.
Leaving this bit reset to “0” allows the Sequencer to execute
“unprogrammed” instructions, the results of which may be
unpredictable.
The Sequencer’s Instruction Pointer value is readable at any
time and is found in the Status register at Bits 8–10. The Se-
quencer can go through eight states during instruction ex-
ecution:
State 0:
The current instruction’s first 16 bits are read from
the Instruction RAM “00”. This state is one clock cycle long.
State 1:
Checks the state of the Calibration and Start bits.
This is the “rest” state whenever the Sequencer is stopped
using the reset, a Pause command, or the Start bit is reset
low (“0”). When the Start bit is set to a “1”, this state is one
clock cycle long.
State 2:
Perform calibration. If bit 2 or bit 6 of the Configu-
ration register is set to a “1”, state 2 is 76 clock cycles long.
If the Configuration register’s bit 3 is set to a “1”, state 2 is
4944 clock cycles long.
State 3:
Run the internal 16-bit Timer. The number of
clock cycles for this state varies according to the value
stored in the Timer register. The number of clock cycles is
found by using the expression below
32T + 2
where 0
≤
T
≤
2
16
1.
State 7:
Run the acquisition delay and read Limit
#
1’s
value if needed. The number of clock cycles for 12-bit + sign
mode varies according to
9 + 2D
where D is the user-programmable 4-bit value stored in bits
12–15 of Instruction RAM “00” and is limited to 0
≤
D
≤
15.
The number of clock cycles for 8-bit + sign or “watchdog”
mode varies according to
2 + 2D
where D is the user-programmable 4-bit value stored in bits
12–15 of Instruction RAM “00” and is limited to 0
≤
D
≤
15.
State 6:
Perform first comparison. This state is 5 clock
cycles long.
State 4:
Read Limit
#
2. This state is 1 clock cycle long.
State 5:
Perform a conversion or second comparison. This
state takes 44 clock cycles when using the 12-bit + sign
mode or 21 clock cycles when using the 8-bit + sign mode.
The “watchdog” mode takes 5 clock cycles.
www.national.com
25
相關(guān)PDF資料
PDF描述
LM12L458 12-Bit Sign Data Acquisition System with Self-Calibration
LM133 3-Ampere Adjustable Negative Regulators
LM333T 3-Ampere Adjustable Negative Regulators
LM133K 3-Ampere Adjustable Negative Regulators
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM12L458CIV/NOPB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
LM12L458CIVF 制造商:Rochester Electronics LLC 功能描述:12-BIT PARALLEL I/O DAS - Bulk
LM12L458CIVF/NOPB 制造商:Texas Instruments 功能描述:ADC Single 114ksps 12-bit+Sign Parallel 44-Pin PLCC
LM12P123 制造商:SOURIAU 功能描述: 制造商:Souriau Connection Technology 功能描述:
LM12S02 制造商:SHARP 制造商全稱(chēng):Sharp Electrionic Components 功能描述:Color STN LCD Module
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*