- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385474 > LM12L458 (National Semiconductor Corporation) 12-Bit Sign Data Acquisition System with Self-Calibration PDF資料下載
參數(shù)資料
| 型號： | LM12L458 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 12-Bit Sign Data Acquisition System with Self-Calibration |
| 中文描述： | 12位注冊數(shù)據(jù)采集系統(tǒng)自校準 |
| 文件頁數(shù)： | 23/36頁 |
| 文件大?。?/td> | 695K |
| 代理商： | LM12L458 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2.0 Internal User-Programmable
Registers
(Continued)
29 will go high at the start of a conversion or “watchdog”
comparison and remain high until either have finished. See
Instruction RAM “00”, Bit 8.
Bits 8
and
9
form the RAM Pointer that is used to select
each of a 48-bit instruction’s three 16-bit sections during
read or write actions. A “00” selects Instruction RAM section
one, “01” selects section two, and “10” selects section three.
Bit 10
activates the Test mode that is used only during pro-
duction testing. Leave this bit reset to “0”.
Bit 11
is the Diagnostic bit and is available only in the
LM12L458. It can be activated by setting it to a “1” (the Test
bit must be reset to a “0”). The Diagnostic mode, along with
a correctly chosen instruction, allows verification that the
LM12L458’s ADC is performing correctly. When activated,
the inverting and non-inverting inputs are connected as
shown in Table 1 As an example, an instruction with “001”
for both V
and V
while using the Diagnostic mode typi-
cally results in a full-scale output.
2.3 INTERRUPTS
The LM12L458 has eight possible interrupts, all with the
same priority. Any of these interrupts will cause a hardware
interrupt to appear on the INT pin (31) if they are not masked
(by the Interrupt Enable register). The Interrupt Status regis-
ter is then read to determine which of the eight interrupts has
been issued.
TABLE 1. LM12L458 Input Multiplexer
Channel Configuration Showing Normal
Mode and Diagnostic Mode
Channel
Selection
Data
Normal
Mode
Diagnostic
Mode
V
IN+
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
V
IN
GND
IN1
IN2
IN3
IN4
IN5
IN6
IN7
V
IN+
V
IN
000
001
010
011
100
101
110
111
V
REF+
IN2
IN3
IN4
IN5
IN6
IN7
V
REF
IN2
IN3
IN4
IN5
IN6
IN7
The Interrupt Status register, 1010 (A4–A1, BW = 0) or
1010x (A4–A0, BW = 1) must be cleared by reading it after
writing to the Interrupt Enable register. This removes any
spurious interrupts on the INT pin generated during an Inter-
rupt Enable register access.
Interrupt 0
is generated whenever the analog input voltage
on a selected multiplexer channel crosses a limit while the
LM12L458 are operating in the “watchdog” comparison
mode. Two sequential comparisons are made when the
LM12L458 are executing a “watchdog” instruction. Depend-
ing on the logic state of Bit 9 in the Instruction RAM’s second
and third sections, an interrupt will be generated either when
the input signal’s magnitude is greater than or less than the
programmable limits. (See the Instruction RAM, Bit 9 de-
scription.) The Limit Status register will indicate which pre-
programmed limit,
#
1 or
#
2 and which instruction was ex-
ecuting when the limit was crossed.
Interrupt 1
is generated when the Sequencer reaches the
instruction counter value specified in the Interrupt Enable
register’s bits 8–10. This flag appears before the instruc-
tion’s execution.
Interrupt 2
is activated when the Conversion FIFO holds a
number of conversions equal to the programmable value
stored in the Interrupt Enable register’s Bits 11–15. This
value ranges from 0001 to 1111, representing 1 to 31 conver-
sions stored in the FIFO. A user-programmed value of 0000
has no meaning. See Section 3.0 for more FIFO information.
The completion of the short, single-sampled auto-zero cali-
bration generates
Interrupt 3
.
The
completion
of
a
full
self-calibration generates
Interrupt 4
.
Interrupt 5
is generated when the Sequencer encounters an
instruction that has its Pause bit (Bit 1 in Instruction RAM
“00”) set to “1”.
Interrupt 7
is issued after a short delay (10 ms typ) while the
LM12L458 returns from Standby mode to active operation
using the Configuration register’s Bit 4. This short delay al-
lows the internal analog circuitry to settle sufficiently, ensur-
ing accurate conversion results.
auto-zero
and
linearity
2.4 INTERRUPT ENABLE REGISTER
The Interrupt Enable register at address location 1001
(A4–A1, BW = 0) or 1001x (A4–A0, BW = 1) has READ/
WRITE capability. An individual interrupt’s ability to produce
an external interrupt at pin 31 (INT) is accomplished by plac-
ing a “1” in the appropriate bit location. Any of the internal
interrupt-producing operations will set their corresponding
bits to “1” in the Interrupt Status register regardless of the
state of the associated bit in the Interrupt Enable register.
See Section 2.3 for more information about each of the eight
internal interrupts.
Bit 0
enables an external interrupt when an internal “watch-
dog” comparison limit interrupt has taken place.
Bit 1
enables an external interrupt when the Sequencer has
reached the address stored in Bits 8–10 of the Interrupt En-
able register.
Bit 2
enables an external interrupt when the Conversion
FIFO’s limit, stored in Bits 11–15 of the Interrupt Enable reg-
ister, has been reached.
Bit 3
enables an external interrupt when the single-sampled
auto-zero calibration has been completed.
Bit 4
enables an external interrupt when a full auto-zero and
linearity self-calibration has been completed.
Bit 5
enables an external interrupt when an internal Pause
interrupt has been generated.
Bit 6
is a “Don’t Care”.
Bit 7
enables an external interrupt when the LM12L458 re-
turn from power-down to active mode.
Bits
8–10
form
the
storage
user-programmable value against which the Sequencer’s
address is compared. When the Sequencer reaches an ad-
dress that is equal to the value stored in Bits 8–10, an inter-
nal interrupt is generated and appears in Bit 1 of the Interrupt
Status register. If Bit 1 of the Interrupt Enable register is set
to “1”, an external interrupt will appear at pin 31 (INT).
The value stored in bits 8–10 ranges from 000 to 111, repre-
senting 0 to 7 instructions stored in the Instruction RAM. Af-
ter the Instruction RAM has been programmed and the RE-
SET bit is set to “1”, the Sequencer is started by placing a “1”
in the Configuration register’s START bit. Setting the INT 1
trigger value to 000
does not generate
an INT 1 the
first
location
of
the
www.national.com
23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM133 | 3-Ampere Adjustable Negative Regulators |
| LM333T | 3-Ampere Adjustable Negative Regulators |
| LM133K | 3-Ampere Adjustable Negative Regulators |
| LM13600 | Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers |
| LM13600AN | Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM12L458_06 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit + Sign Data Acquisition System with Self-Calibration |
| LM12L458CIV | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| LM12L458CIV/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| LM12L458CIVF | 制造商:Rochester Electronics LLC 功能描述:12-BIT PARALLEL I/O DAS - Bulk |
| LM12L458CIVF/NOPB | 制造商:Texas Instruments 功能描述:ADC Single 114ksps 12-bit+Sign Parallel 44-Pin PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。