
LatticeECP/EC and LatticeXP
Lattice Semiconductor
DDR Usage Guide
10-25
--*******DDR Output register *******************************************
component ODDRXB
port(
CLK
: in STD_LOGIC;
DA
: in STD_LOGIC;
DB
: in STD_LOGIC;
LSR
: in STD_LOGIC;
Q
: out STD_LOGIC);
end component;
--*******Bidirectional Buffer********************************************
component BB
port(
I
: in STD_LOGIC;
T
: in STD_LOGIC;
O
: out STD_LOGIC;
B
: inout STD_LOGIC);
end component;
--******DQS DLL Component*************************************************
component DQSDLL
port(
CLK
: in STD_LOGIC;
RST
: in STD_LOGIC;
UDDCNTL
: in STD_LOGIC;
LOCK
: out STD_LOGIC;
DQSDEL
: out STD_LOGIC);
end component;
--****** DQS Delay block***************************************************
component DQSBUFB
port(
DQSI
: in STD_LOGIC;
CLK
: in STD_LOGIC;
READ
: in STD_LOGIC;
DQSDEL
: in STD_LOGIC;
DQSO
: out STD_LOGIC;
DDRCLKPOL
: out STD_LOGIC;
DQSC
: out STD_LOGIC;
PRMBDET
: out STD_LOGIC);
end component;
signal dqsbuf : std_logic;
signal dqsdel : std_logic;
signal ddrclkpol_sig : std_logic;
signal ddrin : std_logic_vector(7 downto 0 );
signal ddrout : std_logic_vector(7 downto 0 );
signal tridata : std_logic_vector(7 downto 0 );
signal dqsout : std_logic;
signal tridqs : std_logic;
signal dqsin : std_logic;
signal vcc_net : std_logic;
signal gnd_net : std_logic;