參數(shù)資料
型號: LFX125EB-04FN256I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 25/119頁
文件大小: 0K
描述: IC FPGA 139K GATES 256-BGA
標準包裝: 90
系列: ispXPGA®
邏輯元件/單元數(shù): 1936
RAM 位總計: 94208
輸入/輸出數(shù): 160
門數(shù): 139000
電源電壓: 2.3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 105°C
封裝/外殼: 256-BGA
供應商設備封裝: 256-FPBGA(17x17)
Lattice Semiconductor
ispXPGA Family Data Sheet
9
Set/Reset signal controls all the registers for each PFU. This common Set/Reset signal is composed of the logical
OR term of the Global Set/Reset signal (GSR) and the selected signal from routing. The polarity of this signal is not
controllable inside the PFU. The polarity of the Global Set/Reset signal (GSR) is programmable. Figure 9 shows
the Clock Enable and Output Enable selection for each PFU.
Figure 7. Clock Selection per PFU
Figure 8. Set/Reset Selection per PFU
Figure 9. Clock Enable and Output Enable Selection per PFU
Programmable Input/Output Cell
The Programmable Input/Output Cell (PIC) is an essential part of the symmetrical architecture of the ispXPGA
Family. The PICs interface the PFUs and EBRs to the sysIO and sysHSI blocks of the device.
Each PIC contains two Programmable Input/Outputs (PIOs) with a total of 21 inputs and 10 outputs. There are 18
inputs from routing, two inputs from the sysIO buffers, and the Global Set/Reset signal. Four outputs of the PIC
connect to routing and two outputs are available as Output Enables for the tri-statable Long Lines. The remaining
four outputs feed the sysIO buffers directly (one output enable and one output to each). Each PIC associated with a
sysHSI block has four additional inputs and six additional outputs to support the sysHSI blocks. The four additional
inputs come from the sysHSI block associated with the PIC. The four of the six additional outputs come from the
PIC outputs and feed the sysHSI block, while the remaining two outputs feed routing. Figure 10 shows the block
diagram of the PIC with the sysHSI block inputs and outputs.
From routing
PFUCLK0
PFUCLK1
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
CLK6
CLK7
4
From routing
Set/Reset
GSR
8
CEB1
OE
8
From routing
CEB0
8
From routing
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
MAX9949DCCB+D IC PPMU DUAL SPI 64TQFP
DS1402D-DR8+ CABLE 8' BLUE DOT TO RJ11
DS1402D-DB8+ CABLE 8' BLUE DOT TO BUTTON
USB-DAQ-SS IC SYSTEM DATA LOGGER 20-SSOP
NCP698SQ13T1G IC REG LDO 1.3V .28A SC-82AB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFX125EB-04FN516C 功能描述:FPGA - 現(xiàn)場可編程門陣列 E-Ser139K Gt ispJTA G 2.5/3.3V -4 Spd RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX125EB-04FN516I 功能描述:FPGA - 現(xiàn)場可編程門陣列 E-Ser139K Gt ispJTA G 2.5/3.3V -4 Spd I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX125EB-05F256C 功能描述:FPGA - 現(xiàn)場可編程門陣列 139K Gates, 160 I/O 2.5/3.3V, -5 speed RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX125EB-05F516C 功能描述:FPGA - 現(xiàn)場可編程門陣列 139K 176 I/O ispJTAG RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX125EB-05FH516C 功能描述:FPGA - 現(xiàn)場可編程門陣列 Use LFX125EB-05F516C RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256