Figure 3-8. Read/Write Mode (Normal) Note: Inp" />
參數(shù)資料
型號: LFECP33E-3FN672I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 115/163頁
文件大?。?/td> 0K
描述: IC FPGA 32.8KLUTS 672FPBGA
產(chǎn)品培訓(xùn)模塊: LatticeECP3 Introduction
標準包裝: 40
系列: ECP
邏輯元件/單元數(shù): 32800
RAM 位總計: 434176
輸入/輸出數(shù): 496
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 672-BBGA
供應(yīng)商設(shè)備封裝: 672-FPBGA(27x27)
3-19
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
EBR Memory Timing Diagrams
Figure 3-8. Read/Write Mode (Normal)
Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.
Figure 3-9. Read/Write Mode with Input and Output Registers
A0
A1
A0
A1
D0
D1
DOA
A0
tCO_EBR
tSU tH
D0
D1
D0
DIA
ADA
WEA
CSA
CLKA
A0
A1
A0
D0
D1
output is only updated during a read cycle
A1
D0
D1
Mem(n) data from previous read
DIA
ADA
WEA
CSA
CLKA
DOA (Regs)
tSU tH
tCOO_EBR
相關(guān)PDF資料
PDF描述
LFECP33E-4FN672C IC FPGA 32.8KLUTS 672FPBGA
RMM43DRTF-S13 CONN EDGECARD 86POS .156 EXTEND
DS3163N IC TRPL ATM/PACKET PHY 400-PBGA
DS3183 IC TRPL ATM/PACKET PHY 400-PBGA
DS3183N IC TRPL ATM/PACKET PHY 400-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFECP33E-3Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP33E-3Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP33E-3QN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP33E-3QN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP33E-3T100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet