• 參數(shù)資料
    型號: LFECP10E-4FN484I
    廠商: Lattice Semiconductor Corporation
    文件頁數(shù): 35/163頁
    文件大?。?/td> 0K
    描述: IC FPGA 10.2KLUTS 484FPBGA
    標準包裝: 60
    系列: ECP
    邏輯元件/單元數(shù): 10200
    RAM 位總計: 282624
    輸入/輸出數(shù): 288
    電源電壓: 1.14 V ~ 1.26 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 100°C
    封裝/外殼: 484-BBGA
    供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
    2-10
    Architecture
    LatticeECP/EC Family Data Sheet
    grammed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after
    adjustment and not relock until the tLOCK parameter has been satisfied. Additionally, the phase and duty cycle block
    allows the user to adjust the phase and duty cycle of the CLKOS output.
    The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated
    with it: input clock divider, feedback divider, post scalar divider and secondary clock divider. The input clock divider
    is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post
    scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the fre-
    quency range. The secondary divider is used to derive lower frequency outputs.
    Figure 2-11. PLL Diagram
    Figure 2-12 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.
    Figure 2-12. PLL Primitive
    VCO
    CLKOS
    CLKOK
    LOCK
    RST
    CLKFB
    from CLKOP
    (PLL internal),
    from clock net
    (CLKOP) or
    from a user
    clock (PIN or logic)
    Dynamic Delay Adjustment
    Input Clock
    Divider
    (CLKI)
    Feedback
    Divider
    (CLKFB)
    Post Scalar
    Divider
    (CLKOP)
    Phase/Duty
    Select
    Secondary
    Clock
    Divider
    (CLKOK)
    Delay
    Adjust
    Voltage
    Controlled
    Oscillator
    CLKI
    (from routing or
    external pin)
    CLKOP
    EPLLB
    CLKOP
    CLKI
    CLKFB
    LOCK
    EHXPLLB
    CLKOS
    CLKI
    CLKFB
    CLKOK
    LOCK
    RST
    CLKOP
    DDAIZR
    DDAILAG
    DDA MODE
    DDAIDEL[2:0]
    DDAOZR
    DDAOLAG
    DDAODEL[2:0]
    相關(guān)PDF資料
    PDF描述
    LFECP10E-5FN484C IC FPGA 10.2KLUTS 484FPBGA
    IDT72V51446L6BB8 IC FLOW CTRL MULTI QUEUE 256-BGA
    IDT72V51443L6BB8 IC FLOW CTRL MULTI QUEUE 256-BGA
    LT1020CSW#TR IC REG LDO ADJ 125MA 16SOIC
    MIC5259-3.3YML TR IC REG LDO 3.3V .3A 6-MLF
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    LFECP10E-4FN672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFECP10E-4FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFECP10E-4Q208C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10.2K LUTs 147 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    LFECP10E-4Q208I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10.2K LUTs 147 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    LFECP10E-4QN208C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10.2K LUTs 147 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256