• <menuitem id="00ciq"></menuitem>
    參數(shù)資料
    型號: LFECP10E-3F256I
    廠商: Lattice Semiconductor Corporation
    文件頁數(shù): 79/163頁
    文件大小: 0K
    描述: IC FPGA 10.2KLUTS 195I/O 256-BGA
    標準包裝: 90
    系列: ECP
    邏輯元件/單元數(shù): 10200
    RAM 位總計: 282624
    輸入/輸出數(shù): 195
    電源電壓: 1.14 V ~ 1.26 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 100°C
    封裝/外殼: 256-BGA
    供應商設備封裝: 256-FPBGA(17x17)
    2-19
    Architecture
    LatticeECP/EC Family Data Sheet
    Signed and Unsigned with Different Widths
    The DSP block supports different widths of signed and unsigned multipliers besides x9, x18 and x36 widths. For
    unsigned operands, unused upper data bits should be filled to create a valid x9, x18 or x36 operand. For signed
    two’s complement operands, sign extension of the most significant bit should be performed until x9, x18 or x36
    width is reached. Table 2-8 provides an example of this.
    Table 2-8. An Example of Sign Extension
    OVERFLOW Flag from MAC
    The sysDSP block provides an overflow output to indicate that the accumulator has overflowed. When two
    unsigned numbers are added and the result is a smaller number then accumulator roll over is said to occur and
    overflow signal is indicated. When two positive numbers are added with a negative sum and when two negative
    numbers are added with a positive sum, then the accumulator “roll-over” is said to have occurred and an overflow
    signal is indicated. Note when overflow occurs the overflow flag is present for only one cycle. By counting these
    overflow pulses in FPGA logic, larger accumulators can be constructed. The conditions overflow signals for signed
    and unsigned operands are listed in Figure 2-23.
    Figure 2-23. Accumulator Overflow/Underflow Conditions
    Number Unsigned
    Unsigned
    9-bit
    Unsigned
    18-bit
    Signed
    Two’s Complement
    Signed 9-Bits
    Two’s Complement
    Signed 18-bits
    +5
    0101
    000000101
    000000000000000101
    0101
    000000101
    000000000000000101
    -6
    0110
    000000110
    000000000000000110
    1010
    111111010
    111111111111111010
    000000000
    000000001
    000000010
    000000011
    111111101
    111111110
    111111111
    Overflow signal is generated
    for one cycle when this
    boundary is crossed
    0
    +1
    +2
    +3
    -3
    -2
    -1
    Unsigned Operation
    Signed Operation
    0101111111
    0101111110
    0101111101
    0101111100
    1010000010
    1010000001
    1010000000
    255
    254
    253
    252
    254
    255
    256
    000000000
    000000001
    000000010
    000000011
    111111101
    111111110
    111111111
    Carry signal is generated for
    one cycle when this
    boundary is crossed
    0
    1
    2
    3
    509
    510
    511
    0101111111
    0101111110
    0101111101
    0101111100
    1010000010
    1010000001
    1010000000
    255
    254
    253
    252
    258
    257
    256
    相關(guān)PDF資料
    PDF描述
    LFXP10E-3F388C IC FPGA 9.7KLUTS 244I/O 388-BGA
    LFXP10E-3FN388C IC FPGA 9.7KLUTS 388FPBGA
    LFXP10C-3F388C IC FPGA 9.7KLUTS 244I/O 388-BGA
    LT3083EDF#TRPBF IC REG LDO ADJ 3A 12-DFN
    MIC5322-MGYMT TR IC REG LDO 2.8V/1.8V .15A 6TMLF
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    LFECP10E-3F484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10.2K LUTs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    LFECP10E-3F484I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10.2K LUTs 288 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    LFECP10E-3F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFECP10E-3F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFECP10E-3F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet