Figure 3-12. sysCONFIG Parallel Port Read Cycle Figure 3-13. sysCONFIG" />
參數(shù)資料
型號(hào): LFEC3E-3F256I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 123/163頁
文件大?。?/td> 0K
描述: IC FPGA 3.1KLUTS 160I/O 256-BGA
標(biāo)準(zhǔn)包裝: 90
系列: EC
邏輯元件/單元數(shù): 3100
RAM 位總計(jì): 56320
輸入/輸出數(shù): 160
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-FPBGA(17x17)
3-26
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-12. sysCONFIG Parallel Port Read Cycle
Figure 3-13. sysCONFIG Parallel Port Write Cycle
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
CORD
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
Byte 0
Byte 1
Byte 2
Byte n
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
HCBDI
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
t
SUCBDI
Byte 0
Byte 1
Byte 2
Byte n
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
相關(guān)PDF資料
PDF描述
HSC43DRYI CONN EDGECARD 86POS DIP .100 SLD
GSC31DTEF CONN EDGECARD 62POS .100 EYELET
ACC35DRAN CONN EDGECARD 70POS .100 R/A DIP
ACC35DRAH CONN EDGECARD 70POS .100 R/A DIP
ABB34DHBN CONN EDGECARD 68POS R/A .050 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC3E-3F256IES 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC3E-3F484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-3F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-3F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-3F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet