Figure 3-14. sysCONFIG Master Serial Port Timing Figure 3-15. sysCONFI" />
參數(shù)資料
型號: LFEC20E-5FN484C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 124/163頁
文件大小: 0K
描述: IC FPGA 19.7KLUTS 360I/O 484-BGA
標(biāo)準(zhǔn)包裝: 60
系列: EC
邏輯元件/單元數(shù): 19700
RAM 位總計: 434176
輸入/輸出數(shù): 360
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
3-27
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-14. sysCONFIG Master Serial Port Timing
Figure 3-15. sysCONFIG Slave Serial Port Timing
Figure 3-16. Power-On-Reset (POR) Timing
CCLK (output)
DIN
DOUT
t
SUMCDI
t
HMCDI
t
CODO
CCLK (input)
DIN
DOUT
t
SUSCDI
t
HSCDI
t
CODO
t
SSCL
t
SSCH
CCLK
2
DONE
VCC/VCCAUX
1
CFG[2:0]
3
t
ICFG
Valid
INITN
t
VMC
t
SUCFG
t
HCFG
1. Time taken from VCC or VCCAUX, whichever is the last to reach its VMIN.
2. Device is in a Master Mode.
3. The CFG pins are normally static (hard wired).
相關(guān)PDF資料
PDF描述
LFXP15E-5F388C IC FPGA 15.4KLUTS 168I/O 388-BGA
LFXP15E-4F388I IC FPGA 15.4KLUTS 168I/O 388-BGA
LFXP15C-5F388C IC FPGA 15.5KLUTS 268I/O 388-BGA
KS8993 IC SWITCH 10/100 3PORT 128PQFP
ABM44DRKN-S13 CONN EDGECARD EXTEND 88POS .156
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC20E-5FN484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5FN672C 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7K LUTs Pb-Free RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-5FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet