- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30737 > LC8902 SPECIALTY CONSUMER CIRCUIT, PDIP42 PDF資料下載
參數(shù)資料
| 型號： | LC8902 |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP42 |
| 封裝： | DIP-42 |
| 文件頁數(shù)： | 14/14頁 |
| 文件大小： | 311K |
| 代理商： | LC8902 |
Note: Setting the data demodulation input code to one of the XSYS settings switches the system clock from the VCO to the crystal oscillator and sets
the LC8902/Q to analog source mode. Selecting one of the input pins once again sets the LC8902/Q to digital source mode and PLL operation.
2. Data output mode setting
There are two data output modes: 16-bit MSB first and 20-bit MSB first. These are selected by the bit I14 code.
3. System stop
The operation of both the VCO and the crystal oscillator can be stopped, thus stopping the whole LC8902/Q system,
by setting the bit I4 code as shown in the table.
The values of the bits I4 to I14 are all initialized to low immediately after the XMODE pin goes from low to high.
Since bits I0 to I3 and I15 are not used, their initial values are undefined.
Microcomputer Interface Output
Bits D0 to D15 in the microcomputer interface output format have the following meanings.
Interpretation of the D1 and D2 bits
Note: 1. The “#1” value indicates either a PLL lock error or analog source mode. In these states the data is cleared and bits D0 and D3 to D15 are all set to low.
2. D1 and D2 are in the “#1” state in the initial values of the codes immediately after the XMODE pin goes from low to high. All other codes are set to low.
3. The interval between one microcomputer data read out operation and the next must be 6 ms or longer.
No. 4333-9/14
LC8902, 8902Q
I5
LH
L
H
LH
I6
L
HH
L
HH
I7
LL
H
Data demodulation input
DIN1
DIN2
DIN3
DIN4
DIN5
XSYS
I8
LH
L
H
LH
I9
L
HH
L
HH
I10
LL
H
DOUT1
DIN1
DIN2
DIN3
DIN4
DIN5
GND
I11
LH
L
H
LH
I12
L
HH
L
HH
I13
LL
H
DOUT2
DIN1
DIN2
DIN3
DIN4
DIN5
GND
I14
L
H
Data output mode
16-bit MSB first
20-bit MSB first
I4
L
H
—
System operation
System stop
Bit
Function
D0
Invalid bit. Always output as a low level.
D1
Indicates the sample frequency.
D2
Corresponds to the fs external output pin.
D3
Indicates the state of the copy flag.
High = copy enabled, low = copy protect
D4
Outputs the first bit of the channel status bits.
D5 to D12
These pins output the channel status 8-bit category codes serially.
D13 to D15
Invalid bits. Always output as low levels.
Sampling frequency
32 kHz
44.1 kHz
48 kHz
#1
D1
H
L
H
D2
HLH
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC8902Q | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| LC8903 | SPECIALTY CONSUMER CIRCUIT, PDIP42 |
| LC8903Q | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| LC8904Q | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC89051V | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC8902Q | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC8903 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC8903/8903Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Interface Receiver |
| LC8903Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio |
| LC8904 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。