- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄358760 > LC72700E (Sanyo Electric Co.,Ltd.) Mobile FM Multiplex Broadcast Receiver LSI(移動(dòng)FM多路廣播接收器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72700E |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Mobile FM Multiplex Broadcast Receiver LSI(移動(dòng)FM多路廣播接收器) |
| 中文描述： | 多重移動(dòng)調(diào)頻廣播接收機(jī)的LSI（移動(dòng)調(diào)頻多路廣播接收器） |
| 文件頁(yè)數(shù)： | 8/14頁(yè) |
| 文件大?。?/td> | 200K |
| 代理商： | LC72700E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Parallel Mode Data I/O Methods
Data is input and output using the parallel data interface I/O pins, INT-R (pin 35), RE (pin 25), RDY (pin 26), RDY0
(pin 27) and DATn (pins 13 to 20).
1. Basic Data Output Procedure
(1)
Interrupt handling starts on the falling edge of INT-R.
(2)
Set RE low.
(3)
RDY goes low temporarily and then goes high on output ready.
(4)
After RDY goes high, read in the data from DATn.
(5)
Return RE to high.
Repeat steps (2) to (5) until 36 bytes of data have been read in.
Note: The period that RDY is low is 2.2 μs (typical). The CPU does not need to monitor RDY if it can adjust its
timing. Also, RDY0 is a signal that goes low when output is ready and goes high when RE returns to high.
The software logic for data acquisition can be simplified if the RDY (or RDY0) signal is input to the CPU
WAIT pin.
2. Parallel Data Output Timing
3. Parallel Data Output Timing Stipulations
4. Data Input in Parallel Mode
To store data in parallel mode, set the internal register address of the data to be stored in PORT0 to PORT2 (pins 38 to
40) and set the PST pin (pin 37) low. Then input the data to DATn (pins 13 to 20). The PORT0 to PORT2 inputs and the
data to be stored are acquired by the LSI on the rising edge of the PST signal. When the PST pin is low, the DAT0 to
DAT7 pins function as input pins. Note that the PST pin data store cycle must be 1 μs or longer.
See the section on page 6 serial data I/O for notes and terminology descriptions concerning the data stored.
No. 4870-8/14
LC72700E, LC72700G
INT-R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72705E | FM Multiplex Receiver IC for VICS Systems(用于VICS系統(tǒng)的FM多路接收器芯片) |
| LC72705 | FM Multiplex Receiver IC for VICS Systems |
| LC72706E | FM Multiplex Receiver IC Supporting All Worldwide Standards(適用于全球統(tǒng)一標(biāo)準(zhǔn)的FM多路接收器芯片) |
| LC72707 | FM Multiplex Receiver IC Supporting All Worldwide Standards |
| LC72707E | RESTR 121 1 TOL 1/8W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72700G | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast Receiver LSI |
| LC72701M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Serial Interface Dialler |
| LC72705 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:FM Multiplex Receiver IC for VICS Systems |
| LC72705E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:FM Multiplex Receiver IC for VICS Systems |
| LC72706 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:FM Multiplex Receiver IC Supporting All Worldwide Standards |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。