
No. 5944-7/24
LC5824, LC5823, LC5822
Continued from preceding page.
Pin No.
Pin
I/O
Function
Options
Status at reset
32
33
34
35
SO1
SO2
SO3
SO4
I/O
I/O port
Input pins used to acquire input data to RAM.
Output pins used to output RAM data.
Pull-down resistors are built in.
SO1 to SO3 are also used as the serial interface pins.
The serial interface function can be selected under program
control.
Pin functions:
SO1: Serial input
SO2: Serial output
SO3: Serial clock
The serial clock can be taken from either internal or external
sources, and can be set up to detect either rising or falling
edges under program control.
Identical to M1 through
M4
Identical to M1 through
M4
31
ALM
Output
Output-only pin
A signal modulated by 0, 3, or 4 can be output under
program control.
Low-level output
40
RES
Input
IC internal reset input
The program counter is set to point to location 00H.
The reset input level can be set to be either high or low.
Either a pull-up or a pull-down resistor is built in.
Note: Applications must apply the reset signal level for at least
500 μs to effect a reset.
Selection of a pull-up or
pull-down resistor
Selection of active-low
or active-high reset
logic
44
64
1
21
Seg 22
Seg 21
Seg 22
Seg 42
Output
LCD panel drive outputs/general-purpose outputs
LCD panel drive
(1) Static
(2) 1/2 bias 1/2 duty
(3) 1/2 bias 1/3 duty
(4) 1/2 bias 1/4 duty
(5) 1/3 bias 1/3 duty
(6) 1/3 bias 1/4 duty
One of items (1) through (5) is selected as a mask option.
General-purpose output ports
(1) CMOS output
(2) p-channel open-drain output
(3) n-channel open-drain output
One of items (1) through (3) is selected as a mask option.
The adoption of the segment PLA in these microcontrollers
means that there is no need for programs to control the
LCD/general-purpose output states of these pins.
Output latch control is supported in the oscillator stopped
standby states and during a reset.
Any combination of LCD and general-purpose output functions
may be used.
Switching between LCD
drive output and
general-purpose output
Switching between the
LCD drive type options
—Static
—1/2 bias
—1/2 bias
—1/2 bias
—1/3 bias
—1/3 bias
General-purpose output
type switching
—CMOS
—p-channel open-drain
—n-channel open-drain
Standby mode output
latch control
1/2 duty
1/3 duty
1/4 duty
1/3 duty
1/4 duty
When used for LCD
drive:
—All lit
—All off
*
Determined by the
master options
When used as general-
purpose outputs:
—High level
—Low level
*
Determined by the
master options
Note: When a
combination of LCD drive
and general-purpose
outputs is selected, these
pins will be either:
All lit/high-level output, or
All off/low-level output.
During the reset period,
the LCD drive functions
as static drive.
65
66
79
80
COM1
COM2
COM3
COM4
Output
Common drive outputs for the LCD panel
The table below lists which pins are used in each of the drive
types.
However, note that the listed alternation frequencies are the
typical specifications when 0 is 32.768 kHz.
41
TST
Input
Test input
In the QIP-80 version, this pin must be connected to V
SS
.
In the chip version, this pin must be left open or connected to
V
SS
.
—
—
TEST
TEST
—
—
Test pins.
(These are not used in the device user interface.)
Note: Note that the “
” symbol indicates that the corresponding
common pin cannot be used in that drive type.
*
In products with the CF
specifications, the
alternation frequency
signal stops briefly.
Static
1/2 duty
1/3 duty
1/4/duty
COM1
G
G
G
G
G
G
G
G
COM2
G
G
G
G
G
G
COM3
G
G
G
G
COM4
G
G
Alternation
frequency
32 Hz
32 Hz
42.7 Hz
64 Hz