參數(shù)資料
型號(hào)： LC51024MV-52FN672C
廠商： Lattice Semiconductor Corporation
文件頁(yè)數(shù)： 4/99頁(yè)
文件大?。?/td> 0K
描述： IC CPLD 1024MACROCELLS 672FPBGA
標(biāo)準(zhǔn)包裝： 40
系列： ispXPLD® 5000MV
可編程類(lèi)型： 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1)： 5.2ns
電壓電源 - 內(nèi)部： 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目： 32
宏單元數(shù)： 1024
輸入/輸出數(shù)： 381
工作溫度： 0°C ~ 90°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 672-BBGA
供應(yīng)商設(shè)備封裝： 672-FPBGA（27x27）
包裝： 托盤(pán)
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
8
Macrocell
The 32 registered macrocells in the MFB are driven by the 32 outputs from the PTSA or the PTSA bypass. Each
macrocell contains a programmable XOR gate, a programmable register/latch flip-flop and the necessary clocks
and control logic to allow combinatorial or registered operation. All macrocells have an output that feeds the GRP.
Selected macrocells have an additional output that feeds the OSA and hence I/Os. This dual or concurrent output
capability from the macrocell gives efficient use of the hardware resources. One output can be a registered function
for example, while the other output can be an unrelated combinatorial function. A direct register input from the I/O
cell facilitates efficient use of the macrocell to construct high-speed input registers. Macrocell registers can be
clocked from one of several global or product term clocks available on the device. A global and product term clock
enable is also provided, eliminating the need to gate the clock to the macrocell registers directly. Reset and preset
for the macrocell register is provided from both global and product term signals. The macrocell register can be pro-
grammed to operate as a D-type register or a D-type latch. Figure 8 is a graphical representation of the macrocell.
Figure 8. Macrocell
Memory Modes
The ispXPLD 5000MX architecture allows the MFB to be configured as a variety of memory blocks as detailed in
Table 4. The remainder of this section details operation of each of the memory modes. Additional information
regarding the memory modes can also be found in TN1030, Using Memory in ispXPLD 5000MX Devices.
PTSA Bypass
From
I/O Cell
Output to
I/O Block
GRP
PT Clock
From PTSA
PT Preset
PT Reset
Shared PT Reset
Shared
PT CE
CLK0
CLK1
Shared PT Clock
CLK2
CLK3
Global Reset
Clk En
Clk
R/L
D
PR
Q
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
VE-BWH-CX-B1 CONVERTER MOD DC/DC 52V 75W
CDRH127NP-820MC POWER INDUCTOR 82UH 1.95A SMD
VE-BTZ-CX-F1 CONVERTER MOD DC/DC 2V 30W
TAJT685K004RNJ CAP TANT 6.8UF 4V 10% 1210
180-M26-113R911 CONN DB26 MALE HD SLD DIP NICKEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC51024MV-52FN672I 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC51024MV-52Q208C 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC51024MV-52Q208I 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC51024MV-52Q256C 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC51024MV-52Q256I 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*