- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358753 > LC3564RM (Sanyo Electric Co.,Ltd.) ECONOLINE: RSZ/P - 1kVDC PDF資料下載
參數(shù)資料
| 型號(hào)： | LC3564RM |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 元件分類： | 8位微控制器 |
| 英文描述： | ECONOLINE: RSZ/P - 1kVDC |
| 中文描述： | ECONOLINE：RSZ / P - 1kVDC 2kVDC隔離UL94V - 0封裝材料所需的散熱片，無外置。組件所需的環(huán)形磁ContinuousShort電路保護(hù)（/ P的后綴） |
| 文件頁(yè)數(shù)： | 9/10頁(yè) |
| 文件大?。?/td> | 442K |
| 代理商： | LC3564RM |
LC3564RM,RT-10LV/12LV/15LV
No. 4484—9/10
Write Cycle 2 (CE1 write): Note 6
Write Cycle 3 (CE2 write): Note 6
Note: 1. We should be held high level during the read cycle
2. Do not apply external signals that are out-of-phase with D
OUT
3. t
WP
is a period when CE1 and WE are LOW and CE2 is HIGH. It is measured from when WE goes low level to when either CE1 and WE go HIGH or CE2 goes
LOW, whichever occurs first.
4. t
CW1
and t
CW2
are periods when CE1 and WE are LOW and CE2 is HIGH. They are measured from when CE1 goes LOW and CE2 goes HIGH, respectively,
to when either CE1 and WE go HIGH or CE2 goes LOW, whichever occurs first.
5. The outputs D
OUT1
to D
OUT8
are in a high-impedance state when OE is HIGH, CE1 is HIGH, CE2 is LOW and WE is LOW.
6. During the write cycle, OE is V
IH
or V
IL
.
7. D
OUT
has the same phase as the write data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC3564ST-10 | 64K (8192 words x 8 bits) SRAM |
| LC3564ST-70 | 64K (8192 words x 8 bits) SRAM |
| LC3564ST-85 | 64K (8192 words x 8 bits) SRAM |
| LC3564SM | ECONOLINE: RSZ/P - 1kVDC |
| LC3564SS | 64K (8192 words x 8 bits) SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC3564RM-10LV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LC3564RM-12LV | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述: |
| LC3564RM-15LV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LC3564RMF-10LV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| LC3564RMF-12LV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。