參數(shù)資料
型號(hào)： LAMXO640E-3TN100E
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 56/77頁
文件大?。?/td> 0K
描述： IC FPGA 640LUTS 100TQFP
標(biāo)準(zhǔn)包裝： 90
系列： LA-MachXO
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1)： 4.9ns
電壓電源 - 內(nèi)部： 1.14 V ~ 1.26 V
宏單元數(shù)： 320
輸入/輸出數(shù)： 74
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
包裝： 托盤
2-3
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
Figure 2-3. Top View of the LA-MachXO256 Device
PFU Blocks
The core of the LA-MachXO devices consists of PFU and PFF blocks. The PFUs can be programmed to perform
Logic, Arithmetic, Distributed RAM, and Distributed ROM functions. PFF blocks can be programmed to perform
Logic, Arithmetic, and Distributed ROM functions. Except where necessary, the remainder of this data sheet will
use the term PFU to refer to both PFU and PFF blocks.
Each PFU block consists of four interconnected Slices, numbered 0-3 as shown in Figure 2-4. There are 53 inputs
and 25 outputs associated with each PFU block.
Figure 2-4. PFU Diagram
Slice
Each Slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and
some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7, and
LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock
select, chip-select, and wider RAM/ROM functions. Figure 2-5 shows an overview of the internal logic of the Slice.
The registers in the Slice can be congured for positive/negative and edge/level clocks.
JTAG Port
Programmable
Function
Units with
RAM (PFUs)
Programmable Function
Units without RAM (PFFs)
PIOs Arranged
into sysIO Banks
Slice 0
LUT4 &
CARRY
LUT4 &
CARRY
FF/
Latch
FCIN
FCO
D
FF/
Latch
D
Slice 1
LUT4 &
CARRY
LUT4 &
CARRY
Slice 2
LUT4 &
CARRY
LUT4 &
CARRY
From
Routing
To
Routing
Slice 3
LUT4 &
CARRY
LUT4 &
CARRY
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
FF/
Latch
D
相關(guān)PDF資料
PDF描述
EMM06DRSH-S288 CONN EDGECARD 12POS .156 EXTEND
RCM12DRXS CONN EDGECARD 24POS DIP .156 SLD
MAX6476TA30BD3+T IC REG LDO 3V/ADJ .3A 8-TDFN
LAMXO640C-3TN100E IC FPGA AUTO 640LUTS 100TQFP
MAX8518EUB+T IC REG LDO ADJ 1A 10-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAMXO640E-3TN144E 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Auto Grade (AEC-Q100 ) MachXO640E RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LAMXO640LUTSC-3FTN256E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet
LAMXO640LUTSC-3FTN324E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet
LAMXO640LUTSC-3TN100E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet
LAMXO640LUTSC-3TN144E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*