
LA76832N 
No.0069-8/39
Parameter 
Symbol 
Test 
point 
Input 
signal 
Test method 
Bus conditions 
[VIF block] 
Maximum RF AGC voltage 
VRFH 
4 
SG1 
80dB
μ
SG1 
80dB
μ
SG1 
Measure the DC voltage at pin 4. 
RF. AGC = ”000000”
Minimum RF AGC voltage 
VRFL 
4 
Measure the DC voltage at pin 4. 
RF. AGC = ”111111”
RF AGC Delay Pt 
(@DAC = 0) 
RF AGC Delay Pt 
(@DAC = 63) 
Input sensitivity 
RFAGC0 
4 
Obtain the input level at which the DC voltage at 
pin 4 becomes 4.5V. 
Obtain the input level at which the DC voltage at 
pin 4 becomes 4.5V. 
Using an oscilloscope, observe the level at pin 
46 and obtain the input level at which the 
waveform's p-p value becomes 1.4Vp-p. 
Set IF AGC = “1” and measure the DC voltage at 
pin 46. 
Measure the DC voltage at pin 46. 
RF. AGC = ”000000”
RFAGC63 
4 
SG1 
RF. AGC = ”111111”
Vi 
46 
SG6 
No-signal video output 
voltage 
Sync signal tip level 
VOn 
46 
No signal 
VOtip 
46 
SG1 
80dB
μ
SG6 
80dB
μ
SG1 
80dB
μ
Video output amplitude 
VO 
46 
Using an oscilloscope, observe the level at pin 
46 and measure the waveform’s p-p value. 
Measure the noise voltage (Vsn) at pin 46 with 
an RMS voltmeter through a 10kHz to 4.2MHz 
band-pass filter and calculate 20Log (1.43/Vsn). 
Input a 80dB
μ
 SG1 signal and measure the  
DC voltage (V3) at pin 3. Mix SG1 = 74dB
μ
,  
SG2 = 64dB
μ
, and SG3 = 64dB
μ
 to enter the 
mixture in the VIF IN. Apply V3 to pin 3 from an 
external DC power supply. Using a spectrum 
analyzer, measure the difference between pin 
46’s 3.58MHz component and 920MHz 
component. 
Using a vector scope, measure the level at  
Pin 46. 
Using a vector scope, measure the level at  
Pin 46. 
Set and input the SG4 frequency to 44.75MHz to 
be input. Measure the DC voltage at pin 10 at 
that moment. 
Set and input the SG4 frequency to 46.75MHz to 
be input. Measure the DC voltage at pin 10 at 
that moment. 
Adjust the SG4 frequency and measure 
frequency deviation 
f when the DC voltage at 
pin 10 changes from 1.5V to 3.5V. 
VAFTS = 2000/
f [mV/kHz] 
Connect an oscilloscope to pin 46 and adjust the 
SG4 frequency to a frequency higher than 
45.75MHz to bring the PLL into unlocked mode. 
(A beat signal appears.) Lower the SG4 
frequency and measure the frequency at which 
the PLL locks again. In the same manner, adjust 
the SG4 frequency to a lower frequency to bring 
the PLL into unlocked mode. Lower the SG4 
frequency and measure the frequency at which 
the PLL locks again. 
Video S/N 
S/N 
46 
C-S beat level 
IC-S 
46 
SG1 
SG2 
SG3 
Differential gain 
DG 
46 
SG5 
80dB
μ
SG5 
80dB
μ
SG4 
80dB
μ
Differential phase 
DP 
46 
Maximun AFT 
output voltage 
VAFTH 
10 
Minimun AFT 
output voltage 
VAFTL 
10 
SG4 
80dB
μ
z 
AFT detection sensitivity 
VAFTS 
10 
SG4 
80dB
μ
z 
APC pull-in range (U), (L) 
fPU, fPL 
46 
SG4 
80dB
μ