參數(shù)資料
型號: L6565N
廠商: STMICROELECTRONICS
元件分類: 穩(wěn)壓器
英文描述: 0.7 A SWITCHING CONTROLLER, PDIP8
封裝: MINI, DIP-8
文件頁數(shù): 16/17頁
文件大?。?/td> 250K
代理商: L6565N
L6565
8/17
Zero Current Detection and Triggering Block (see fig. 13):
The Zero Current Detection (ZCD) block switches on the external MOSFET if a negative-going edge falling be-
low 1.6 V is applied to the input (pin 5, ZCD). However, to ensure high noise immunity, the triggering block must
be armed first: prior to falling below 1.6V, the voltage on pin 5 must experience a positive-going edge exceeding
2.1 V.
This feature is typically used to detect transformer demagnetization for QR operation, where the signal for the
ZCD input is obtained from the transformer's auxiliary winding used also to supply the IC. Alternatively, this can
be used to synchronize MOSFET's turn-on to the negative-going edge of an external clock signal, in case the
device is not required to work in QR mode but as a standard PWM controller in a synchronized system (e.g.
monitor SMPS).
The triggering block is blanked for a certain time after the MOSFET has been turned off. This has two goals:
first, to prevent any negative-going edge that follows leakage inductance demagnetization from triggering the
ZCD circuit erroneously; second, to realize the Frequency Foldback function (see the relevant description).
Figure 13. Zero Current Detection and Triggering Block; Disable and Frequency Foldback Blocks
A circuit is needed that turns on the external MOSFET at start-up since no signal is coming from the ZCD pin.
This is realized with an internal starter, which forces the driver to deliver a pulse to the gate of the MOSFET.
To minimize the external interface with the synchronization source (either the auxiliary winding or an external
clock), the voltage at the pin is both top and bottom limited by a double clamp, as illustrated in the internal dia-
gram of the ZCD block of figure 13. The upper clamp is typically located at 5.2 V, while the lower clamp is at
one VBE above ground. The interface will then be made by just one resistor that has to limit the current sourced
by and sunk from the pin within the rated capability of the internal clamps.
Disable Block (see fig. 13):
The ZCD pin is used also to activate the Disable Block. If the voltage on the pin is taken below 150 mV the de-
vice will be shut down. To do so, it is necessary to override the source capability (10 mA max.) of the internal
lower clamp. While in disable, the current consumption of the IC will be reduced. To re-enable device operation,
the pull-down on the pin must be released.
Frequency Foldback Block (see fig. 13):
To prevent the switching frequency from reaching too high values, which is a typical drawback of QR operation,
1.6V
2.1V
0.2V
0.3V
DISABLE
5
GD
DRIVER
+
-
5.2V
+Vin
ZCD
PWM
7
15
0
A
R
S
Q
BLANKING
TIME
+
-
2.5V
INV
COMP
E/A
Q
to line
FFWD
L6565
STARTER
+
-
MONO
STABLE
RZCD
starter STOP
blanking
START
相關PDF資料
PDF描述
L6615N 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8
L6711TR 2 A SWITCHING CONTROLLER, 178 kHz SWITCHING FREQ-MAX, PQFP48
L6711 2 A SWITCHING CONTROLLER, 178 kHz SWITCHING FREQ-MAX, PQFP48
L6714TR SWITCHING CONTROLLER, 170 kHz SWITCHING FREQ-MAX, PQFP64
L6714 SWITCHING CONTROLLER, 170 kHz SWITCHING FREQ-MAX, PQFP64
相關代理商/技術參數(shù)
參數(shù)描述
L6566 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multi-mode controller for SMPS with PFC front-end
L6566_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multi-mode controller for SMPS with PFC front-end
L6566A 功能描述:開關變換器、穩(wěn)壓器與控制器 Multi Mode PWM Controller RoHS:否 制造商:Texas Instruments 輸出電壓:1.2 V to 10 V 輸出電流:300 mA 輸出功率: 輸入電壓:3 V to 17 V 開關頻率:1 MHz 工作溫度范圍: 安裝風格:SMD/SMT 封裝 / 箱體:WSON-8 封裝:Reel
L6566A_08 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multi-mode controller for SMPS with PFC front-end
L6566ATR 功能描述:開關變換器、穩(wěn)壓器與控制器 Multi Mode PWM Controller RoHS:否 制造商:Texas Instruments 輸出電壓:1.2 V to 10 V 輸出電流:300 mA 輸出功率: 輸入電壓:3 V to 17 V 開關頻率:1 MHz 工作溫度范圍: 安裝風格:SMD/SMT 封裝 / 箱體:WSON-8 封裝:Reel