- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367413 > L4981B (意法半導(dǎo)體) POWER FACTOR CORRECTOR PDF資料下載
參數(shù)資料
| 型號： | L4981B |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | POWER FACTOR CORRECTOR |
| 中文描述： | 功率因數(shù)校正 |
| 文件頁數(shù)： | 3/17頁 |
| 文件大小： | 228K |
| 代理商： | L4981B |
THERMAL DATA
Symbol
R
th j-amb
Parameter
DIP 20
80
SO 20
120
Unit
°
C/W
Thermal Resistance Junction-ambient
PIN FUNCTIONS
N.
1
2
Name
P-GND
IPK
Description
Power ground.
L4981A
peak current limiting. A current limitation is obtained using a single resistor connected
between Pin2 and the sense resistor. To have a better precision another resistor between Pin
2 and a reference voltage (Pin 11) must be added.
L4981B
peak current limiting. A precise current limitation is obtained using two external
resistor only. These resistors must be connected between the sense resistor, Pin 2 and the
reference voltage.
Overvoltage protection. At this input are compared an internal precise 5.1V (typ) voltage
reference with a sample of the boost output voltage obtained via a resistive voltage divider in
order to limit the maximum output peak voltage.
Input for the AC current. An input current proportional to the rectifiedmains voltage generates,
via a multiplier,the current reference for the currentamplifier.
Current amplifieroutput. An external RC network determinates the loop gain.
Load feedforward; this voltage input pin allows to modify the multiplier output current
proportionally to the load, in order to give a faster response versus load transient. The best
control is obtained working between 1.5V and 5.3V. If this function is not used, connect this pin
to the voltage reference (pin = 11).
Input for proportional RMS line voltage. the VRMS input compesates the line voltage changes.
Connecting a low pass filter between the rectified line and the pin 7, a DC voltage proportional
to the input line RMS voltage is obtained. The best control is reached using input voltage
between 1.5V and 5.5V. If this function is not used connect this pin to the voltage reference
(pin = 11).
Multiplier output. This pin common to the multiplier output and the current amplifier N.I. input is
an high impedence input like I
SENSE
. The MULT-OUT pin must be taken not below -0.5V.
Current amplifierinverting input. Care must be taken to avoid this pin goes down -0.5V.
Signal ground.
Output reference voltage (typ = 5.1V).Voltage refence at
±
2% of accuracy externally available,
it’s internallycurrent limitedand candeliver an output current up to 10mA.
A capacitor connected to ground defines the soft start time. An internal current generator
delivering 100
μ
A (typ) charges the external capacitor defining the soft starttime constant. An
internal MOS discharge, the external soft start capacitor both in overvoltage and UVLO
conditions.
Error amplifier output, an RC network fixes the voltage loop gain characteristics.
Voltage error amplifier inverting input. This feedback input is connected via a voltage divider to
the boost outputvoltage.
Programmable under voltage lock out threshold input. A voltage divider between supply
voltage and GND can be connected in order to program the turn on threshold.
This synchronization input/output pin is CMOS logic compatible. Operating as SYNC in, a
rectangular wave must be applied at this pin. Opearting as SYNC out,a rectangular clock
pulse train is available to synchronize otherdevices.
Frequency modulation current input. An external resistor must beconnected between pin 16
and the rectified line voltage in order to modulate the oscillator frequency. Connecting pin 16 to
ground a fixed frequency imposed by R
OSC
and C
OSC
is obtained.
An external resistor connected to groundfixes the constant charging current of C
OSC
.
An external capacitor connected to GND fixes the switching frequency.
Supply input voltage.
Output gatedriver. Bipolar and DMOS transistors totem pole output stage can deliver peak
current in excess 1A useful to drive MOSFET or IGBT power stages.
3
OVP
4
IAC
5
6
CA-OUT
LFF
7
VRMS
8
MULT-OUT
9
10
11
I
SENSE
S-GND
V
REF
12
SS
13
14
VA-OUT
VFEED
15
P-UVLO
16
SYNC
(L4981A)
FREQ-MOD
(L4981B)
17
18
19
20
R
OSC
C
OSC
V
CC
GDRV
L4981A - L4981B
3/17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L4981X | POWER FACTOR CORRECTOR |
| L4981XD | POWER FACTOR CORRECTOR |
| L4985 | |
| L4985D | Voltage-Mode SMPS Controller |
| L4987CXX120 | VERY LOW DROP VOLTAGE REGULATOS WITH INHIBIT AND DROPOUT CONTROL FLAG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L4981B | 制造商:STMicroelectronics 功能描述:POWER FACTOR CORRECTOR 4981 DIP20 |
| L4981BD | 功能描述:功率因數(shù)校正 IC Very High Power RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| L4981BD | 制造商:STMicroelectronics 功能描述:POWER FACTOR CORRECTOR SMD 4981 |
| L4981BD013TR | 功能描述:功率因數(shù)校正 IC Very High Power RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| L4981DIE1 | 制造商:STMicroelectronics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。