參數(shù)資料
型號： KSZ8993MI
廠商： Micrel Inc
文件頁數(shù)： 9/86頁
文件大小： 0K
描述： IC SWITCH 10/100 W/TXRX 128PQFP
標準包裝： 66
系列： *
類型： *
應(yīng)用： *
安裝類型： 表面貼裝
封裝/外殼： 128-BFQFP
供應(yīng)商設(shè)備封裝： 128-PQFP（14x20）
包裝： 托盤
產(chǎn)品目錄頁面： 1081 (CN2011-ZH PDF)
其它名稱： 576-2124
KSZ8993MI-ND
Micrel, Inc.
KSZ8993M/ML
October 2008
17
M9999-020606
Pin Number
Pin Name
Type
(1)
Description
104
105
PV21
PV23
Ipu
Port 2 port-based VLAN mask bits – Use to select which
ports may transmit packets received on port 2.
PV21 = 1, port 1 may transmit packets received on port 2
PV21 = 0, port 1 will not transmit any packets received on
port 2
PV23 = 1, port 3 may transmit packets received on port 2
PV23 = 0, port 3 will not transmit any packets received on
port 2
106
DGND
Gnd
Digital ground
107
VDDIO
P
3.3V digital VDD
108
109
PV12
PV13
Ipu
Port 1 port-based VLAN mask bits – Use to select which
ports may transmit packets received on port 1.
PV12 = 1, port 2 may transmit packets received on port 1
PV12 = 0, port 2 will not transmit any packets received on
port 1
PV13 = 1, port 3 may transmit packets received on port 1
PV13 = 0, port 3 will not transmit any packets received on
port 1
110
P3_1PEN
Ipd
Enable 802.1p priority classification on port 3 ingress
1 = enable
0 = disable
Enable is from the receive perspective. If 802.1p processing
is disabled or there is no tag, priority is determined by the
P3_PP pin.
111
P2_1PEN
Ipd
Enable 802.1p priority classification on port 2 ingress
1 = enable
0 = disable
Enable is from the receive perspective. If 802.1p processing
is disabled or there is no tag, priority is determined by the
P2_PP pin.
112
P1_1PEN
Ipd
Enable 802.1p priority classification on port 1 ingress
1 = enable
0 = disable
Enable is from the receive perspective. If 802.1p processing
is disabled or there is no tag, priority is determined by the
P1_PP pin.
113
P3_TXQ2
Ipd
Select transmit queue split on port 3
1 = split
0 = no split
The split sets up high and low priority queues. Packet priority
classification is done on ingress ports, via port-based, 802.1p
or TOS based scheme. The priority enabled queuing on port 3
is set by P3_TXQ2.
Note:
1. P = Power supply.
Gnd = Ground.
Ipu = Input w/ internal pull-up.
Ipd = Input w/ internal pull-down.
相關(guān)PDF資料
PDF描述
LFEC6E-3TN144C IC FPGA 6.1KLUTS 144TQFP
LFXP3E-5T144C IC FPGA 3.1KLUTS 100I/O 144-TQFP
LFXP3E-4T144I IC FPGA 3.1KLUTS 100I/O 144-TQFP
LFXP3C-5T144C IC FPGA 3.1KLUTS 100I/O 144-TQFP
LFXP3C-4T144I IC FPGA 3.1KLUTS 100I/O 144-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8993ML 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8993ML-EVAL 功能描述:以太網(wǎng)開發(fā)工具 KSZ8993ML Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
KSZ8993MLI 功能描述:以太網(wǎng) IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free, I-Temp) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8995FQ 功能描述:以太網(wǎng) IC Integrated 5-Port Switch with Fiber on Port 3 & 4, Lead free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8995FQ-EVAL 功能描述:以太網(wǎng)開發(fā)工具 Integrated 5-Port Switch with Fiber on Port 3 & 4 Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*