- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ8873FLLI (Micrel Inc)IC ETHERNET SWITCH 3PORT 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8873FLLI |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 48/115頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ETHERNET SWITCH 3PORT 64LQFP |
| 產(chǎn)品培訓(xùn)模塊： | KSZ8873 Ethernet Switches |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 控制器類型： | 以太網(wǎng)開(kāi)關(guān)控制器 |
| 接口： | MII |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 576-3632 KSZ8873FLLI-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
Micrel, Inc.
KSZ8873MLL/FLL/RLL
September 20, 2013
38
Revision 1.6
802.1p Priority Field Re-Mapping is a QoS feature that allows the KSZ8873MLL/FLL/RLL to set the “User Priority
Ceiling” at any ingress port. If the ingress packet’s priority field has a higher priority value than the default tag’s priority
field of the ingress port, the packet’s priority field is replaced with the default tag’s priority field.
DiffServ-Based Priority
DiffServ-based priority uses the ToS registers (Registers 96 to 111) in the Advanced Control Registers section. The ToS
priority control registers implement a fully decoded, 64-bit Differentiated Services Code Point (DSCP) register to
determine packet priority from the 6-bit ToS field in the IP header. When the most significant 6 bits of the ToS field are
fully decoded, the resultant of the 64 possibilities is compared with the corresponding bits in the DSCP register to
determine priority.
Spanning Tree Support
To support spanning tree, port 3 is designated as the processor port.
The other ports (port 1 and port 2) can be configured in one of the five spanning tree states via “transmit enable”, “receive
enable” and “l(fā)earning disable” register settings in Registers 18 and 34 for ports 1 and 2, respectively. Table 12 shows the
port setting and software actions taken for each of the five spanning tree states.
Table 12. Spanning Tree States
Disable State
Port Setting
Software Action
The port should not forward or
receive any packets. Learning
is disabled.
“transmit enable =
0, receive enable
= 0, learning
disable =1”
The processor should not send any packets to the port. The switch may still
send specific packets to the processor (packets that match some entries in
the “static MAC table” with “overriding bit” set) and the processor should
discard those packets. Address learning is disabled on the port in this state.
Blocking State
Port Setting
Software Action
Only packets to the processor
are forwarded. Learning is
disabled.
“transmit enable =
0, receive enable
= 0, learning
disable =1”
The processor should not send any packets to the port(s) in this state. The
processor should program the “Static MAC table” with the entries that it
needs to receive (for example, BPDU packets). The “overriding” bit should
also be set so that the switch will forward those specific packets to the
processor. Address learning is disabled on the port in this state.
Listening State
Port Setting
Software Action
Only packets to and from the
processor are forwarded.
Learning is disabled.
“transmit enable =
0, receive enable
= 0, learning
disable =1”
The processor should program the “Static MAC table” with the entries that it
needs to receive (for example, BPDU packets). The “overriding” bit should
be set so that the switch will forward those specific packets to the processor.
The processor may send packets to the port(s) in this state. See “Tail
Tagging Mode” for details. Address learning is disabled on the port in this
state.
Learning State
Port Setting
Software Action
Only packets to and from the
processor are forwarded.
Learning is enabled.
“transmit enable =
0, receive enable
= 0, learning
disable = 0”
The processor should program the “Static MAC table” with the entries that it
needs to receive (for example, BPDU packets). The “overriding” bit should
be set so that the switch will forward those specific packets to the processor.
The processor may send packets to the port(s) in this state. See “Tail
Tagging Mode” for details. Address learning is enabled on the port in this
state.
Forwarding State
Port Setting
Software Action
Packets are forwarded and
received normally. Learning is
enabled.
“transmit enable =
1, receive enable
= 1, learning
disable = 0”
The processor programs the “Static MAC table” with the entries that it needs
to receive (for example, BPDU packets). The “overriding” bit is set so that
the switch forwards those specific packets to the processor. The processor
can send packets to the port(s) in this state. See “Tail Tagging Mode” for
details. Address learning is enabled on the port in this state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8873MLLJ | IC ETHERNET SWITCH 3PORT 64LQFP |
| KSZ8873MMLI | IC ETHERNET SWITCH 3PORT 64LQFP |
| KSZ8893FQL | IC SWITCH FAST ETH 3PORT 128PQFP |
| KSZ8895MQI | IC ETHERNET SWITCH 5PORT 128PQFP |
| KSZ8895MQ | IC ETHERNET SW 5PORT 128-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8873MLL | 功能描述:以太網(wǎng) IC 3-Port Fast Ethernet Switch with 1x MII Interface - Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL AM | 功能描述:以太網(wǎng) IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL AM TR | 功能描述:以太網(wǎng) IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL/8863MLL | 制造商:Micrel Inc 功能描述:EVAL BOARD |
| KSZ8873MLL_09 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 3-Port 10/100 Managed Switch with PHYs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。