參數(shù)資料
| 型號： | KS8721SL TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 30/33頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX PHY 10/100 3.3V 48SSOP |
| 標準包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 驅動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | IEEE 802 |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 48-SSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | 576-1010-ND - BOARD EVAL EXPERIMENT KS8721SL |
| 其它名稱： | KS8721SLTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁
KS8721BL/SL
Micrel
M9999-051704
6
May 2004
Pin Description
Pin Number
Pin Name
Type(1)
Pin Function
1
MDIO
I/O
Management Independent Interface (MII) Data I/O. This pin requires an external
10K pull-up resistor.
2
MDC
I
MII Clock Input. This pin is synchronous to the MDIO.
3
RXD3/
Ipd/O
MII Receive Data Output. RXD [3..0], these bits are synchronous with RXCLK.
PHYAD
When RXDV is asserted, RXD [3..0] presents valid data to MAC through the MII.
RXD [3..0] is invalid when RXDV is de-asserted.
During reset, the pull-up/pull-down value is latched as PHYADDR [1]. See
“Strapping Options” section for details.
4
RXD2/
Ipd/O
MII Receive Data Output.
PHYAD2
During reset, the pull-up/pull-down value is latched as PHYADDR[2]. See
“Strapping Options” section for details.
5
RXD1/
Ipd/O
MII Receive Data Output.
PHYAD3
During reset, the pull-up/pull-down value is latched as PHYADDR [3]. See
“Strapping Options” section for details.
6
RXD0/
Ipd/O
MII Receive Data Output.
PHYAD4
During reset, the pull-up/pull-down value is latched as PHYADDR [4]. See
“Strapping Options” section for details.
7
VDDIO
P
Digital IO 2.5 /3.3V tolerant power supply. 3.3V power Input of voltage
regulator. See “Circuit Design Ref. for Power Supply" section for details.
8
GND
Ground.
9
RXDV/
Ipd/O
MII Receive Data Valid Output.
CRSDV/
During reset, the pull-up/pull-down value is latched as PCS_LPBK. See
PCS_LPBK
“Strapping Options” section for details.
10
RXC
O
MII Receive Clock Output. Operating at 25MHz = 100Mbps, 2.5MHz = 10Mbps.
11
RXER/ISO
Ipd/O
MII Receive Error Output.
During reset, the pull-up/pull-down value is latched as ISOLATE during reset. See
“Strapping Options” section for details.
12
GND
Ground.
13
VDDC
P
Digital core 2.5V only power supply. See “Circuit Design Ref. for Power Supply"
section for details.
14
TXER
Ipd
MII Transmit Error Input.
15
TXC/
I/O
MII Transmit Clock Output.
REFCLK
Input for crystal or an external 50MHz clock. When REFCLK pin is used for
REF clock interface, pull up XI to VDDPLL 2.5V via 10k
resistor and leave
XO pin unconnected.
16
TXEN
Ipd
MII Transmit Enable Input.
17
TXD0
Ipd
MII Transmit Data Input.
18
TXD1
Ipd
MII Transmit Data Input.
Notes:
1. P = Power supply.
GND = Ground.
I = Input.
I/O = Bidirectional.
Ipd = Input w/ internal pull-down.
Ipd/O = Input w/ internal pull-down during reset, output pin otherwise.
Ipu = Input w/ internal pull-up.
Ipu/O = Input w/ internal pull-up during reset, output pin otherwise.
O = Output.
相關PDF資料 |
PDF描述 |
|---|---|
| D38999/26WH53PA | CONN PLUG 53POS STRAIGHT W/PINS |
| MS3101A36-14S | CONN RCPT 16POS FREE HNG W/SCKT |
| VE-20J-MX-F4 | CONVERTER MOD DC/DC 36V 75W |
| VI-J71-MX-F1 | CONVERTER MOD DC/DC 12V 75W |
| VI-J5L-MX-F4 | CONVERTER MOD DC/DC 28V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KS8737 | 制造商:Micrel Inc 功能描述:IC, PHY TRANSCEIVER, 100MBPS, TQFP-64, Data Rate:100Mbps, Ethernet Type:10BASE-T |
| KS8737-EVAL | 功能描述:BOARD EVAL EXPERIMENT FOR KS8737 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| KS8761 | 制造商:KENDIN 功能描述: |
| KS8803 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10/15 CH PLL |
| KS8803B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10/15 CH PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。