- 您現在的位置：買賣IC網 > PDF目錄374389 > KS7333 (SAMSUNG SEMICONDUCTOR CO. LTD.) Digital Image Stabilization and Digital Zoom Processor PDF資料下載
參數資料
| 型號： | KS7333 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Digital Image Stabilization and Digital Zoom Processor |
| 中文描述： | 數字圖像穩(wěn)定和數碼變焦處理器 |
| 文件頁數： | 12/44頁 |
| 文件大小： | 284K |
| 代理商： | KS7333 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
DATA SHEET
12
PICTURE-IN-PICTURE BLOCK
This block uses the AD-converted S1S2 format image as an 8-bit input, divides it into Y/C, and finds the typical
value for each Y/C through low pass filtering. The filtered Y/C signal is synthesized into S1S2 format and stored
in real time, 2 fields at a time, using the SDRAM. The compression-stored image signal is overlayed on the real
image using the location value which comes from the MICOM control value.
1/16 compression
4-line, 4-pixel sampling
1 field memory (16M SDRAM) used (2 fields stored)
TEMPORAL IIR FILTER BLOCK
This block receives the image's output signal, stores it in SDRAM through DPCM compression, reads the stored
signal in real time, then restores it. The restored image signal is divided into Y/C, and it goes through the 255-
step linear interpolation to be synthesized into S1S2 format. This synthesized image signal and the zoom output
are
3-D interpolated using the sub-pixel information output by the motion detection and the zoom.
DPCM compression/restoration
1 field memory (16M SDRAM) used (2 fields stored)
3D-interpolation
2-line interpolation of Y signal
2-line selection of C signal
MICOM INTERFACE BLOCK
This block which interfaces with the external MICOM, selects this system's internal register and receives internal
characteristic factors as feedback. Its basic signals are SMI, SMO, SCLK, and SCSN. The first byte of the input
data is the register's address, and the data which follows is valid only when SCSN is high.
Address control method
122-byte input register
70-byte output register
Internal register initializing feature by reset
Possible to control both read only by R/W flag and read & write simultaneity mode.
相關PDF資料 |
PDF描述 |
|---|---|
| KSC7333 | Digital Image Stabilization and Digital Zoom Processor |
| KS823C04 | SCHOTTKY BARRIER DIODE |
| KS8245A1 | Single Darlington Transistor Module (15 Amperes/600 Volts) |
| KS826S04 | SCHOTTKY BARRIER DIODE |
| KS82C54 | PROGRAMMABLE INTERVAL TIMER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| KS74AHCT02N | 制造商:Samsung Semiconductor 功能描述: |
| KS74AHCT05N | 制造商:Samsung Electro-Mechanics 功能描述:Logic Circuit, HEX Inverter, AHCT/VHCT-CMOS, 14 Pin, Plastic, DIP |
| KS74AHCT138N | 制造商:Samsung Electro-Mechanics 功能描述:Demultiplexer/Decoder, 3 To 8 Line, 16 Pin, Plastic, DIP 制造商:Samsung Semiconductor 功能描述:Demultiplexer/Decoder, 3 To 8 Line, 16 Pin, Plastic, DIP |
| KS74AHCT157N | 制造商:Samsung Semiconductor 功能描述: 制造商:Samsung Semiconductor 功能描述:LOGIC MUX, QUAD, 2-INPUT, AHCT/VHCT-CMOS, 16 Pin, Plastic, DIP |
| KS74AHCT240D | 制造商:Samsung Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。