參數(shù)資料
型號： KMPC8560VTAQFB
廠商： Freescale Semiconductor
文件頁數(shù)： 31/36頁
文件大?。?/td> 0K
描述： IC MPU POWERQUICC III 783-FCPBGA
標準包裝： 2
系列： MPC85xx
處理器類型： 32-位 MPC85xx PowerQUICC III
速度： 1.0GHz
電壓： 1.3V
安裝類型： 表面貼裝
封裝/外殼： 784-BBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 783-FCPBGA（29x29）
包裝： 托盤
4
MPC8560 PowerQUICC III
MOTOROLA
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Key Features
— Time-slot assigner (TSA) supports multiplexing of data from any of the SCCs and FCCs onto
eight time-division multiplexed (TDM) interfaces. The time-slot assigner supports the
following TDM formats:
– T1/CEPT lines
–T3/E3
– Pulse code modulation (PCM) highway interface
– ISDN primary rate
– Motorola interchip digital link (IDL)
– General circuit interface (GCI)
— User-defined interfaces
— Eight independent baud rate generators (BRGs)
— Four general-purpose 16-bit timers or two 32-bit timers
— General-purpose parallel ports—16 parallel I/O lines with interrupt capability
— Supports inverse muxing of ATM cells (IMA)
256-Kbyte L2 cache/SRAM
— Can be configured as follows:
– Full cache mode (256-Kbyte cache)
– Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block
or two 128-Kbyte blocks)
– Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped
SRAM)
— Full error checking and correction (ECC) support on 64-bit boundary in both cache and SRAM
modes
— Cache mode supports instruction caching, data caching, or both
— External masters can force data to be allocated into the cache through programmed memory
ranges or special transaction types (stashing).
— Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
— Supports locking the entire cache or selected lines. Individual line locks are set and cleared
through Book E instructions or by externally mastered transactions.
— Global locking and flash clearing done through writes to L2 configuration registers
— Instruction and data locks can be flash cleared separately
— Read and write buffering for internal bus accesses
— SRAM features include the following:
– I/O devices access SRAM regions by marking transactions as snoopable (global).
– Regions can reside at any aligned location in the memory map.
– Byte-accessible ECC is protected using read-modify-write transactions accesses for smaller
than cache-line accesses
Address translation and mapping unit (ATMU)
— Eight local access windows define mapping within local 32-bit address space
— Inbound and outbound ATMUs map to larger external address spaces
– Three inbound windows plus a configuration window on PCI/PCI-X
– Four inbound windows plus a default and configuration window on RapidIO
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
KMPC8560VT833LB IC MPU POWERQUICC III 783-FCPBGA
HSC50DTEI CONN EDGECARD 100POS .100 EYELET
KMPC8560VT667LB IC MPU POWERQUICC III 783-FCPBGA
HMC50DTEI CONN EDGECARD 100POS .100 EYELET
GMC60DTEF CONN EDGECARD 120POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMPC8567CVTANGGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTANGJA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTANJGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTANJJA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTAQGGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*