
SERIAL PRESENCE DETECT
SDRAM MODULE
KMM374S1603BTL-G0
Organization : 16Mx72
Composition : 8Mx8 *18
Used component part # : KM48S8020BT-G10
# of banks in module : 2 banks
# of banks in component : 2 banks
Feature : 1,250mil height & double sided component
Refresh : 4K/64ms
Contents ;
Byte #
Function Described
Function Supported
Hex value
Note
-0
-0
0
# of bytes written into serial memory at module manufacturer
128bytes
80h
1
Total # of bytes of SPD memory device
256bytes (2K-bit)
08h
2
Fundamental memory type
SDRAM
04h
3
# of row address on this assembly
13
0Dh
1
4
# of column address on this assembly
9
09h
1
5
# of module banks on this assembly
2 banks
02h
6
Data width of this assembly
72 bits
48h
7
...... Data width of this assembly
-
00h
8
Voltage interface standard of this assembly
LVTTL
01h
9
SDRAM cycle time @CAS latency of 3
10ns
A0h
2
10
SDRAM access time from clock @CAS latency of 3
7ns
70h
2
11
DIMM configuraion type
ECC
02h
12
Refresh rate & type
15.625us, support self refresh
80h
13
Primary SDRAM width
x8
08h
14
Error checking SDRAM width
x8
08h
15
Minimum clock delay for back-to-back random column address
t
CCD
= 1CLK
01h
16
SDRAM device attributes : Burst lengths supported
1, 2, 4, 8 & full page
8Fh
17
SDRAM device attributes : # of banks on SDRAM device
2 banks
02h
18
SDRAM device attributes : CAS latency
2 & 3
06h
19
SDRAM device attributes : CS latency
0 CLK
01h
20
SDRAM device attributes : Write latency
0 CLK
01h
21
SDRAM module attributes
Non-buffered, non-registered
& redundant addressing
00h
22
SDRAM device attributes : General
+/- 10% voltage tolerance,
Burst Read Single bit Write
precharge all, auto precharge
0Eh
23
SDRAM cycle time @CAS latency of 2
13ns
D0h
2
24
SDRAM access time from clock @CAS latency of 2
7ns
70h
2
25
SDRAM cycle time @CAS latency of 1
-
00h
2
26
SDRAM access time from clock @CAS latency of 1
-
00h
2
27
Minimum row precharge time (=t
RP
)
24ns
18h
28
Minimum row active to row active delay (t
RRD
)
20ns
14h
29
Minimum RAS to CAS delay (=t
RCD
)
24ns
18h
30
Minimum activate precharge time (=t
RAS
)
50ns
32h
31
Module bank density
2 banks of 64MB
10h
32~61
Superset information (maybe used in future)
-
00h
62
SPD data revision code
2nd edition
01h
63
Checksum for bytes 0 ~ 62
-
FEh