參數(shù)資料
型號(hào): KM736V795
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM)
中文描述: 128K × 36至位同步流水線突發(fā)靜態(tài)存儲(chǔ)器(128K × 36至位同步流水線脈沖靜態(tài)內(nèi)存)
文件頁數(shù): 5/15頁
文件大?。?/td> 316K
代理商: KM736V795
KM736V795
128Kx36 Synchronous SRAM
- 5 -
Rev 1.0
May. 1998
SYNCHRONOUS TRUTH TABLE
NOTE
: 1. X means "Don
t Care". 2. The rising edge of clock is symbolized by
.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
CS
1
CS
2
CS
2
ADSP ADSC
ADV
WRITE
CLK
Address Accessed
Operation
H
X
X
X
L
X
X
N/A
Not Selected
L
L
X
L
X
X
X
N/A
Not Selected
L
X
H
L
X
X
X
N/A
Not Selected
L
L
X
X
L
X
X
N/A
Not Selected
L
X
H
X
L
X
X
N/A
Not Selected
L
H
L
L
X
X
X
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
Current Address
Suspend Burst Write Cycle
WRITE TRUTH TABLE
NOTE
: 1. X means "Don
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
).
GW
BW
WEa
WEb
WEc
WEd
Operation
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2)
:
Operation
ZZ
OE
I/O Status
Sleep Mode
H
X
High-Z
Read
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
TRUTH TABLES
NOTE
1. X means "Don
t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does
not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
相關(guān)PDF資料
PDF描述
KM736V799 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM)
KM93C46 1K BIT SERIAL ELECTRICALLY ERASABLE PROM
KMA3D0N20SA N-Ch Trench MOSFET
KMB010P30QA P-Ch Trench MOSFET
KMB014P30QA P-Ch Trench MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM736V887 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
KM736V989 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 Synchronous SRAM
KM737N 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I)
KM737N-LFR 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I)
KM738N 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I)