- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374362 > KM736V790 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM736V790 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| 中文描述： | 128K × 36至位同步流水線突發(fā)靜態(tài)存儲(chǔ)器（128K × 36至位同步流水線脈沖靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 2/15頁 |
| 文件大?。?/td> | 317K |
| 代理商： | KM736V790 |
KM736V790
128Kx36 Synchronous SRAM
- 2 -
Rev 1.0
May.
1998
WEc
WEd
OE
128Kx36-Bit Synchronous Pipelined Burst SRAM
The KM736V790 is a 4,718,592-bit Synchronous Static Ran-
dom Access Memory designed for high performance second
level cache of Pentium and Power PC based System.
It is organized as 128K words of 36bits and integrates address
and control registers, a 2-bit burst address counter and added
some new functions for high performance cache RAM applica-
tions; GW, BW, LBO, ZZ. Write cycles are internally self-timed
and synchronous.
Full bus-width write is done by GW, and each byte write is per-
formed by the combination of WEx and BW when GW is high.
And with CS
1
high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system
′
s burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence(linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The KM736V790 is fabricated using SAMSUNG
′
s high perfor-
mance CMOS technology and is available in a 100pin TQFP
package. Multiple power and ground pins are utilized to mini-
mize ground bounce.
GENERAL DESCRIPTION
FEATURES
Synchronous Operation.
2 Stage Pipelined operation with 4 Burst.
On-Chip Address Counter.
Self-Timed Write Cycle.
On-Chip Address and Control Registers.
V
DD
= 3.3V+0.3V/-0.165V Power Supply.
5V Tolerant Inputs Except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
LBO Pin allows a choice of either a interleaved burst or a
linear burst.
Three Chip Enables for simple depth expansion with No Data
Contention ; 2cycle Enable, 2cycle Disable.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
TTL-Level Three-State Output.
100-TQFP-1420A
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
ADSP
CS
1
CS
2
CS
2
GW
BW
WEa
WEb
ZZ
DQa
0
~ DQd
7
DQPa ~ DQPd
BURST CONTROL
LOGIC
BURST
ADDRESS
COUNTER
128Kx36
MEMORY
ARRAY
ADDRESS
REGISTER
CONTROL
LOGIC
OUTPUT
REGISTER
DATA-IN
REGISTER
BUFFER
C
R
C
R
A
′
0
~A
′
1
A
0
~A
1
A
2
~A
16
A
0
~A
16
FAST ACCESS TIMES
Parameter
Symbol
-72
-85
-10
Unit
Cycle Time
t
CYC
7.2
8.5
10
ns
Clock Access Time
t
CD
4.5
5.0
5.0
ns
Output Enable Access Time
t
OE
4.5
5.0
5.0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM736V795 | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| KM736V799 | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| KM93C46 | 1K BIT SERIAL ELECTRICALLY ERASABLE PROM |
| KMA3D0N20SA | N-Ch Trench MOSFET |
| KMB010P30QA | P-Ch Trench MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM736V887 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM |
| KM736V989 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 Synchronous SRAM |
| KM737N | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I) |
| KM737N-LFR | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I) |
| KM738N | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。