- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374361 > KM718V890 (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號： | KM718V890 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM) |
| 中文描述： | 256Kx18同步SRAM（256Kx18位同步靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 2/15頁 |
| 文件大小： | 315K |
| 代理商： | KM718V890 |
KM718V890
256Kx18 Synchronous SRAM
- 2 -
Rev 1.0
May. 1998
WEa
WEb
256Kx18-Bit Synchronous Pipelined Burst SRAM
The KM718V890 is a 4,718,592 bits Synchronous Static Ran-
dom Access Memory designed for high performance second
level cache of pentium and Power PC based system.
It is organized as 256K words of 18 bits. And it integrates
address and control registers, a 2-bit burst address counter and
added some new functions for high performance cache RAM
applications; GW, BW, LBO, ZZ.
Write cycles are internally self-timed and synchronous.
Full bus-width write is done by GW, and each byte write is per-
formed by the combination of WEx and BW when GW is high.
And with CS
1
high, ADSP disable to support address pipelining.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system
′
s burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence (linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The KM718V890 is fabricated using SAMSUNG
′
s high perfor-
mance CMOS technology and is available in a 100pin TQFP.
Multiple power and ground pins are utilized to minimize ground
bounce.
GENERAL DESCRIPTION
FEATURES
Synchronous Operation.
2 Stage Pipelined Operation With 4 Burst
On-Chip Address Counter.
Self-Timed Write Cycle.
On-Chip Address and Control Registers.
V
DD
=3.3V+0.3V/-0.165V Power Supply.
5V Tolerant Inputs except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
LBO Pin allows a choice of either a interleaved burst or a linear
burst.
Three Chip Enables for simple depth expansion with No Data
Contention ; 2 cycle Enable, 2 cycle Disable.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
TTL-Level Three-State Output.
100-TQFP-1420A
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
ADSP
CS
1
CS
2
CS
2
GW
BW
OE
ZZ
DQa
0
~ DQb
7
DQPa ~ DQPb
BURST CONTROL
LOGIC
BURST
ADDRESS
COUNTER
256Kx18
MEMORY
ARRAY
ADDRESS
REGISTER
CONTROL
LOGIC
OUTPUT
REGISTER
DATA-IN
REGISTER
BUFFER
C
R
C
R
A
′
0
~
A
′
1
A
0
~
A
1
A
2
~
A
17
A
0
~
A
17
FAST ACCESS TIMES
Parameter
Symbol -72
-85
-10
Unit
Cycle Time
t
CYC
7.2
8.5
10
ns
Clock Access Time
t
CD
4.5
5.0
5.0
ns
Output Enable Access Time
t
OE
4.5
5.0
5.0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM718V895 | 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM) |
| KM718V949 | 512Kx18-Bit No Turnaround SRAM(512Kx18位數(shù)據(jù)流無返回靜態(tài) RAM) |
| KM718V990 | 512Kx18 Synchronous SRAM(512Kx18位同步靜態(tài) RAM) |
| KM732V589L | 32Kx32 Synchronous SRAM |
| KM732V595A | 32Kx32 Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM718V987 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM |
| KM7-19-20PN | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM7-19-20PN-MK2 | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM7-19-20SN | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM7-19-20SN-MK2 | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。