參數(shù)資料
型號: KM718V789
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 128Kx18 Synchronous SRAM(128Kx18位同步靜態(tài) RAM)
中文描述: 128Kx18同步SRAM(128Kx18位同步靜態(tài)內(nèi)存)
文件頁數(shù): 14/15頁
文件大?。?/td> 313K
代理商: KM718V789
PRELIMINARY
KM718V789/L
128Kx18 Synchronous SRAM
- 14 -
Rev 1.1
Nov. 1997
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 128Kx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.
Data
Address
CLK
ADS
Microprocessor
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address
Data
ADV
ADSP
128Kx18
SPB
SRAM
(Bank 0)
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address
Data
ADV
ADSP
128Kx18
SPB
SRAM
(Bank 1)
CLK
Address
Cache
Controller
A
[0:17]
A
[17]
A
[0:16]
A
[17]
A
[0:16]
I/O
[0:71]
* Please refer to attached timing diagram 2
Clock
ADSP
ADDRESS
[0:n]
Data Out
(Bank 0)
Bank 0 is selected by
CS
2
, and Bank 1 deselected by
CS
2
Q1-1
Q1-2
Q1-4
Q1-3
OE
Data Out
(Bank 1)
t
SS
t
SH
A1
A2
WRITE
CS
1
A
n+1
ADV
Q2-2
Q2-4
Q2-3
t
AS
t
AH
t
WS
t
WH
t
ADVS
t
ADVH
t
OE
t
LZOE
t
HZC
Bank 0 is deselected by
CS
2
, and Bank 1 selected by
CS
2
t
CSS
t
CSH
t
CD
t
LZC
Q2-1
INTERLEAVE READ TIMING
(Refer to non-interleave write timing for interleave write timing)
Don
t Care
Undefined
*NOTES n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth
相關PDF資料
PDF描述
KM718V889 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM)
KM718V890 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM)
KM718V895 256Kx18 Synchronous SRAM(256Kx18位同步靜態(tài) RAM)
KM718V949 512Kx18-Bit No Turnaround SRAM(512Kx18位數(shù)據(jù)流無返回靜態(tài) RAM)
KM718V990 512Kx18 Synchronous SRAM(512Kx18位同步靜態(tài) RAM)
相關代理商/技術參數(shù)
參數(shù)描述
KM718V789AT-60 制造商:Samsung Semiconductor 功能描述:
KM718V887 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx18 Synchronous SRAM
KM718V887T-9 制造商:Samsung SDI 功能描述:MEMORY-SRAM
KM718V987 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
KM7-19-20PN 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk