<nobr id="iwiob"><sup id="iwiob"><tr id="iwiob"></tr></sup></nobr>
<small id="iwiob"><acronym id="iwiob"><rp id="iwiob"></rp></acronym></small>
<small id="iwiob"></small>
  • <code id="iwiob"></code>
  • <table id="iwiob"><meter id="iwiob"><span id="iwiob"></span></meter></table>
    參數(shù)資料
    型號: KM684000ALP-7
    廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
    英文描述: 128Kx8 bit Low Power CMOS Static RAM
    中文描述: 128Kx8位低功耗CMOS靜態(tài)RAM
    文件頁數(shù): 8/10頁
    文件大?。?/td> 190K
    代理商: KM684000ALP-7
    CMOS SRAM
    K6T1008C2E Family
    Revision 3.0
    March 2000
    8
    DATA RETENTION WAVE FORM
    CS
    1
    controlled
    V
    CC
    4.5V
    2.2V
    V
    DR
    CS
    1
    GND
    Data Retention Mode
    CS
    V
    CC
    - 0.2V
    t
    SDR
    t
    RDR
    TIMING WAVEFORM OF WRITE CYCLE(3)
    (CS
    2
    Controlled)
    Address
    CS
    1
    t
    AW
    NOTES
    (WRITE CYCLE)
    1. A write occurs during the overlap of a low CS
    1
    , a high CS
    2
    and a low WE. A write begins at the latest transition among CS
    1
    goes low,
    CS
    2
    going high and WE going low: A write end at the earliest transition among CS
    1
    going high, CS
    2
    going low and WE going high,
    t
    WP
    is measured from the begining of write to the end of write.
    2. t
    CW
    is measured from the CS
    1
    going low or CS
    2
    going high to the end of write.
    3. t
    AS
    is measured from the address valid to the beginning of write.
    4. t
    WR
    is measured from the end of write to the address change. t
    WR1
    applied in case a write ends as CS
    1
    or WE going high t
    WR2
    applied
    in case a write ends as CS
    2
    going to low.
    CS
    2
    t
    CW(2)
    WE
    Data in
    Data Valid
    Data out
    High-Z
    High-Z
    t
    CW(2)
    t
    WR(4)
    t
    WP(1)
    t
    DW
    t
    DH
    t
    AS(3)
    t
    WC
    CS
    2
    controlled
    V
    CC
    4.5V
    CS
    2
    0.4V
    GND
    V
    DR
    Data Retention Mode
    t
    SDR
    t
    RDR
    CS
    2
    0.2V
    相關(guān)PDF資料
    PDF描述
    KM684000BL 512Kx8 bit Low Power CMOS Static RAM
    KM684000BLI 512Kx8 bit Low Power CMOS Static RAM
    KM684000ALGI-7L Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:AC; No. of Contacts:3; Connector Shell Size:14S; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight; Circular Contact Gender:Pin
    KM684000LI-10 524,288K WORD x 8 BIT HIGH SPEED CMOS STATIC RAM
    KM684000LI-10L RES 1.6K-OHM 1% 0.063W 200PPM THK-FILM SMD-0603 TR-7-PA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    KM684000B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx8 bit Low Power CMOS Static RAM
    KM684000BL 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx8 bit Low Power CMOS Static RAM
    KM684000BLG-5 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx8 bit Low Power CMOS Static RAM
    KM684000BLG-5L 制造商:Samsung Semiconductor 功能描述:Static RAM, 512Kx8, 32 Pin, Plastic, SOP
    KM684000BLG-7 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx8 bit Low Power CMOS Static RAM