參數(shù)資料
型號: KM64V1003C
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 256K x 4 Bit(with OE)High-Speed CMOS Static RAM(256K x 4 位(帶OE)高速CMOS 靜態(tài) RAM)
中文描述: 256K × 4位(與OE)的高速CMOS靜態(tài)RAM(256K × 4位(帶OE)的高速的CMOS靜態(tài)RAM)的
文件頁數(shù): 5/8頁
文件大?。?/td> 107K
代理商: KM64V1003C
KM64V1003C
CMOS SRAM
Revision 0.0
August 1998
- 5 -
PPreliminary
PREILMINARY
WRITE CYCLE
Parameter
Symbol
KM64V1003C-12
KM64V1003C-15
KM64V1003C-20
Unit
Min
Max
Min
Max
Min
Max
Write Cycle Time
t
WC
12
-
15
-
20
-
ns
Chip Select to End of Write
t
CW
8
-
9
-
10
-
ns
Address Set-up Time
t
AS
0
-
0
-
0
-
ns
Address Valid to End of Write
t
AW
8
-
9
-
10
-
ns
Write Pulse Width(OE High)
t
WP
8
-
9
-
10
-
ns
Write Pulse Width(OE Low)
t
WP1
12
-
15
-
20
-
ns
Write Recovery Time
t
WR
0
-
0
-
0
-
ns
Write to Output High-Z
t
WHZ
0
6
0
7
0
9
ns
Data to Write Time Overlap
t
DW
6
-
7
-
8
-
ns
Data Hold from Write Time
t
DH
0
-
0
-
0
-
ns
End Write to Output Low-Z
t
OW
3
-
3
-
3
-
ns
Address
Data Out
Previous Valid Data
Valid Data
TIMMING DIAGRAMS
TIMING WAVEFORM OF READ CYCLE(1)
(Address Controlled
,
CS=OE=V
IL
, WE=V
IH
)
t
AA
t
RC
t
OH
TIMING WAVEFORM OF READ CYCLE(2)
(WE=V
IH
)
CS
Address
OE
Data ou
t
t
AA
t
OLZ
t
LZ(4,5)
t
OH
t
OHZ
t
RC
t
OE
t
CO
t
PU
t
PD
t
HZ(3,4,5)
50%
50%
V
CC
Current
I
CC
I
SB
Valid Data
相關(guān)PDF資料
PDF描述
KM64V4002B 1M x 4 Bit(with OE)High-Speed CMOS Static RAM(1M x 4 位(帶OE)高速CMOS 靜態(tài) RAM)
KM64V4002BI 1M x 4 Bit(with OE)High-Speed CMOS Static RAM(1M x 4 位(帶OE)高速CMOS 靜態(tài) RAM)
KM681000BLG-5 128K x8 bit Low Power CMOS Static RAM
KM681000BLG-5L 128K x8 bit Low Power CMOS Static RAM
KM681000BLG-7 128K x8 bit Low Power CMOS Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM66 制造商:Commscope Inc 功能描述:
KM-66 10A AC 制造商:Fujita Electric 功能描述:Bulk
KM-66 1A AC 制造商:Fujita Electric 功能描述:
KM-66 30A AC 制造商:Fujita Electric 功能描述:Bulk
KM-66 5A AC 制造商:Fujita Electric 功能描述: