- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374357 > KM62U256C (SAMSUNG SEMICONDUCTOR CO. LTD.) 32K x 8 Bit Low Power CMOS Static RAM(32K x 8位低功耗CMOS 靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM62U256C |
| 廠(chǎng)商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 32K x 8 Bit Low Power CMOS Static RAM(32K x 8位低功耗CMOS 靜態(tài)RAM) |
| 中文描述： | 32K的× 8位低功耗CMOS靜態(tài)RAM（32K的× 8位低功耗的CMOS靜態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 7/9頁(yè) |
| 文件大?。?/td> | 129K |
| 代理商： | KM62U256C |
KM62V256C, KM62U256C Family
CMOS SRAM
Revision 4.0
February 1998
7
TIMING WAVEFORM OF WRITE CYCLE(2)
(CS
Controlled)
Address
CS
t
WC
t
WR(4)
t
AS(3)
t
DW
t
DH
Data Valid
WE
Data in
Data out
High-Z
High-Z
t
CW(2)
t
WP(1)
t
AW
NOTES
(WRITE CYCLE)
1. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going Low and WE
going low : A write end at the earliest transition among CS going high and WE going high, t
WP
is measured from the begining of write
to the end of write.
2. t
CW
is measured from the CS going low to end of write.
3. t
AS
is measured from the address valid to the beginning of write.
4. t
WR
is measured from the end of write to the address change. t
WR
applied in case a write ends as CS or WE going high.
DATA RETENTION WAVE FORM
CS controlled
V
CC
3.0/2.7V
1)
2.2V
V
DR
CS
GND
Data Retention Mode
CS
≥
V
CC
- 0.2V
t
SDR
t
RDR
TIMING WAVEFORM OF WRITE CYCLE(1)
(WE Controlled)
Address
CS
t
CW(2)
t
WR(4)
t
WP(1)
t
DW
t
DH
t
OW
t
WHZ
Data Undefined
Data Valid
WE
Data in
Data out
t
WC
t
AW
t
AS(3)
1. 3.0V for KM62V256C Family, 2.7V for KM62U256C Family.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM62V256C | 32K x 8 Bit Low Power CMOS Static RAM(32K x 8位低功耗CMOS 靜態(tài)RAM) |
| KM62U256D | 32K x 8 Bit Low Power CMOS Static RAM(32K x 8位低功耗CMOS 靜態(tài)RAM) |
| KM62V256D | 32K x 8 Bit Low Power CMOS Static RAM(32K x 8位低功耗CMOS 靜態(tài)RAM) |
| KM641001A | 256K x 4 Bit(with OE)High-Speed CMOS Static RAM(256K x 4 位(帶OE)高速CMOS 靜態(tài) RAM) |
| KM641001B | 256K x 4 Bit(with OE)High-Speed CMOS Static RAM(256K x 4 位(帶OE)高速CMOS 靜態(tài) RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM62U256CLG-10L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Kx8 bit Low Power AND Low Vcc CMOS Static RAM |
| KM62U256CLG-8L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Kx8 bit Low Power AND Low Vcc CMOS Static RAM |
| KM62U256CLRG-10L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Kx8 bit Low Power AND Low Vcc CMOS Static RAM |
| KM62U256CLRG-8L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Kx8 bit Low Power AND Low Vcc CMOS Static RAM |
| KM62U256CLTG-10L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Kx8 bit Low Power AND Low Vcc CMOS Static RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。