- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374294 > K7Q163652A (SAMSUNG SEMICONDUCTOR CO. LTD.) Electrical Outlet Connector; Voltage Rating:125V; Contact Plating:Nickel; Current Rating:30A RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | K7Q163652A |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Electrical Outlet Connector; Voltage Rating:125V; Contact Plating:Nickel; Current Rating:30A RoHS Compliant: Yes |
| 中文描述： | 512Kx36 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大小： | 505K |
| 代理商： | K7Q163652A |
512Kx36 & 1Mx18 QDR
TM
b2 SRAM
- 10 -
Rev 1.0
July 2002
K7Q163652A
K7Q161852A
AC TIMING CHARACTERISTICS
(V
DD
=2.5V
±
0.1V, T
A
=0
°
C to +70
°
C)
Notes
: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.
2. Control signals are R, W,BW
0
,BW
1
and (BW
2
, BW
3
, also for x36)
3. If C,C are tied high, K,K become the references for C,C timing parameters.
4. To avoid bus contention, at a given voltage and temperature tCHQX
1
is bigger than tCHQZ.
The specs as shown do not imply bus contention beacuse tCHQX
1
is a MIN parameter that is worst case at totally different test conditions
(0
°
C, 2.6V) than tCHQZ, which is a MAX parameter(worst case at 70
°
C, 2.4V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
PARAMETER
SYMBOL
-16
-13
-10
UNITS
NOTES
MIN
MAX
MIN
MAX
MIN
MAX
Clock
Clock Cycle Time(K, K, C, C)
t
KHKH
6
7.5
10
ns
Clock HIGH time (K, K, C, C)
t
KHKL
2.4
3.0
3.5
ns
Clock Low time (K, K, C, C)
t
KLKH
2.4
3.0
3.5
ns
Clock to clock (K
↑ →
K
↑
, C
↑
→
C
↑
)
Clock to data clock (K
↑ →
C
↑
, K
↑→
C
↑
)
t
KHKH
2.7
3.3
3.4
4.1
4.6
5.4
ns
t
KHCH
0.0
2.0
0.0
2.5
0.0
3.0
ns
Output Times
C, C High to Output Valid
t
CHQV
2.5
3.0
3.0
ns
3
C, C High to Output Hold
t
CHQX
1.2
1.2
1.2
ns
3
C High to Output High-Z
t
CHQZ
2.5
3.0
3.0
ns
3
C High to Output Low-Z
t
CHQX1
1.2
1.2
1.2
ns
3
Setup Times
Address valid to K rising edge
t
AVKH
0.7
0.8
1.0
ns
Control inputs valid to K rising edge
t
IVKH
0.7
0.8
1.0
ns
2
Data-in valid to K, K rising edge
t
DVKH
0.7
0.8
1.0
ns
Hold Times
K rising edge to address hold
t
KHAX
0.7
0.8
1.0
v
K rising edge to control inputs hold
t
KHIX
0.7
0.8
1.0
ns
K, K rising edge to data-in hold
t
KHDX
0.7
0.8
1.0
ns
OPERATING CONDITIONS
(0
°
C
≤
T
A
≤
70
°
C)
PARAMETER
SYMBOL
MIN
MAX
UNIT
Supply Voltage
V
DD
2.4
2.6
V
V
DDQ
1.4
1.9
V
Reference
Voltage
Ground
V
REF
0.68
0.95
V
V
SS
0
0
V
Note:
For power-up, V
IH
≤
V
DDQ
+0.3V and V
DD
≤
2.4V and V
DDQ
≤
1.4V for t
≤
200ms
V
DDQ
V
IL
V
DDQ
+0.7V
20% t
KHKH
(MIN)
V
SS
V
IH
V
SS
-0.7V
20% t
KHKH
(MIN)
Undershoot Timing
Overershoot Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7Q161854A | 512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q161854A-FC10 | 512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q161854A-FC13 | 512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q161854A-FC16 | 512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q161854A-FC20 | 512Kx36-bit, 1Mx18-bit QDR SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7Q163654A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q163654A-FC10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q163654A-FC13 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q163654A-FC16 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit QDR SRAM |
| K7Q163654A-FC20 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36-bit, 1Mx18-bit QDR SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。