- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374294 > K7Q161862 (SAMSUNG SEMICONDUCTOR CO. LTD.) 512Kx36 & 1Mx18 QDRTM b2 SRAM PDF資料下載
參數(shù)資料
| 型號： | K7Q161862 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512Kx36 & 1Mx18 QDRTM b2 SRAM |
| 中文描述： | 512Kx36 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大小： | 335K |
| 代理商： | K7Q161862 |
512Kx36 & 1Mx18 QDR
TM
b2 SRAM
- 10 -
Rev 1.0
Mar. 2004
K7Q163662B
K7Q161862B
AC TIMING CHARACTERISTICS
Notes
:
1. All address inputs must meet the specified setup and hold times for all latching clock edges.
2. Control signals are R, W,BW
0
,BW
1
and (BW
2
, BW
3
, also for x36)
3. If C,C are tied high, K,K become the references for C,C timing parameters.
4. To avoid bus contention, at a given voltage and temperature tCHQX
1
is bigger than tCHQZ.
The specs as shown do not imply bus contention beacuse tCHQX
1
is a MIN parameter that is worst case at totally different test conditions
(0
°
C, 2.6V) than tCHQZ, which is a MAX parameter(worst case at 70
°
C, 2.4V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
PARAMETER
SYMBOL
-16
UNITS
NOTES
MIN
MAX
Clock
Clock Cycle Time(K, K, C, C)
t
KHKH
6.0
ns
Clock HIGH time (K, K, C, C)
t
KHKL
2.4
ns
Clock Low time (K, K, C, C)
t
KLKH
2.4
ns
Clock to clock (K
↑
→
K
↑
, C
↑
→
C
↑
)
Clock to data clock (K
↑
→
C
↑
, K
↑→
C
↑
)
t
KHKH
2.7
3.3
ns
t
KHCH
0.0
2.0
ns
Output Times
C, C High to Output Valid
t
CHQV
2.5
ns
3
C, C High to Output Hold
t
CHQX
1.2
ns
3
C High to Output High-Z
t
CHQZ
2.5
ns
3
C High to Output Low-Z
t
CHQX1
1.2
ns
3
Setup Times
Address valid to K rising edge
t
AVKH
0.7
ns
Control inputs valid to K rising edge
t
IVKH
0.7
ns
2
Data-in valid to K, K rising edge
t
DVKH
0.7
ns
Hold Times
K rising edge to address hold
t
KHAX
0.7
v
K rising edge to control inputs hold
t
KHIX
0.7
ns
K, K rising edge to data-in hold
t
KHDX
0.7
ns
RECOMMENDED DC OPERATING CONDITIONS
(0
°
C
≤
T
A
≤
70
°
C)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Supply Voltage
V
DD
1.7
2.5
2.6
V
V
DDQ
1.4
1.5
1.9
V
Reference
Voltage
V
REF
0.68
0.75
0.95
V
Ground
V
SS
0
0
0
V
V
DDQ
V
IL
V
DDQ
+0.7V
20% t
KHKH
(MIN)
V
SS
V
IH
V
SS
-0.7V
20% t
KHKH
(MIN)
Undershoot Timing
Overershoot Timing
V
DDQ
+0.35V
V
SS
-0.35V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7Q161862B | 512Kx36 & 1Mx18 QDRTM b2 SRAM |
| K7Q163662B | 512Kx36 & 1Mx18 QDRTM b2 SRAM |
| K7Q161882 | 512Kx36 & 1Mx18 QDR b2 SRAM |
| K7Q161882A | 512Kx36 & 1Mx18 QDR b2 SRAM |
| K7Q163682A | 512Kx36 & 1Mx18 QDR b2 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7Q161862B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 QDRTM b2 SRAM |
| K7Q161864B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 QDRTM b4 SRAM |
| K7Q161864B-FC16 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 QDR TM b4 SRAM |
| K7Q161864B-FC16T00 | 制造商:Samsung Semiconductor 功能描述:16MSYNCQUAD DATA RATE SRAME 1MX18FBGA, T/R - Tape and Reel |
| K7Q161882 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 QDR b2 SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。