- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358027 > K6X1008C2D-DF55 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Kx8 bit Low Power CMOS Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K6X1008C2D-DF55 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 128Kx8 bit Low Power CMOS Static RAM |
| 中文描述： | 128Kx8位低功耗CMOS靜態(tài)RAM |
| 文件頁(yè)數(shù)： | 5/10頁(yè) |
| 文件大?。?/td> | 176K |
| 代理商： | K6X1008C2D-DF55 |
CMOS SRAM
K6X1008C2D Family
Revision 1.0
September 2003
5
AC CHARACTERISTICS
(V
CC
=4.5~5.5V, Commercial product: T
A
=0 to 70
°
C, Industrial product: T
A
=-40 to 85
°
C, Automotive product: T
A
=-40~125
°
C
)
Parameter List
Symbol
Speed Bins
Units
55ns
70ns
Min
Max
Min
Max
Read
Read Cycle Time
t
RC
55
-
70
-
ns
Address Access Time
t
AA
-
55
-
70
ns
Chip Select to Output
t
CO
-
55
-
70
ns
Output Enable to Valid Output
t
OE
-
25
-
35
ns
Chip Select to Low-Z Output
t
LZ
10
-
10
-
ns
Output Enable to Low-Z Output
t
OLZ
5
-
5
-
ns
Chip Disable to High-Z Output
t
HZ
0
20
0
25
ns
Output Disable to High-Z Output
t
OHZ
0
20
0
25
ns
Output Hold from Address Change
t
OH
10
-
10
-
ns
Write
Write Cycle Time
t
WC
55
-
70
-
ns
Chip Select to End of Write
t
CW
45
-
60
-
ns
Address Set-up Time
t
AS
0
-
0
-
ns
Address Valid to End of Write
t
AW
45
-
60
-
ns
Write Pulse Width
t
WP
40
-
50
-
ns
Write Recovery Time
t
WR
0
-
0
-
ns
Write to Output High-Z
t
WHZ
0
20
0
25
ns
Data to Write Time Overlap
t
DW
20
-
25
-
ns
Data Hold from Write Time
t
DH
0
-
0
-
ns
End Write to Output Low-Z
t
OW
5
-
5
-
ns
C
L
1)
1. Including scope and jig capacitance
AC OPERATING CONDITIONS
TEST CONDITIONS
( Test Load and Input/Output Reference)
Input pulse level: 0.8 to 2.4V
Input rising and falling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): C
L
=100pF+1TTL
C
L
=50pF+1TTL
DATA RETENTION CHARACTERISTICS
1. CS
1
≥
Vcc-0.2V
,
CS
2
≥
V
CC
-0.2V, or CS
2
≤
0.2V
Item
Symbol
Test Condition
Min
Typ
Max
Unit
Vcc for data retention
V
DR
CS
1
≥
Vcc-0.2V
1)
2.0
-
5.5
V
Data retention current
I
DR
Vcc=3.0V, CS
1
≥
Vcc-0.2V
1)
K6X1008C2D-B
-
-
10
μ
A
μ
A
μ
A
K6X1008C2D-F
-
-
10
K6X1008C2D-Q
-
-
20
Data retention set-up time
t
SDR
See data retention waveform
0
-
-
ms
Recovery time
t
RDR
5
-
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K6X1008C2D-DF70 | 128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D-PB55 | 128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D | 128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D-PF55 | 128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D-Q | 128Kx8 bit Low Power CMOS Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K6X1008C2D-DF70 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D-F | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D-GB55 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2D-GB70 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Kx8 bit Low Power CMOS Static RAM |
| K6X1008C2DGF55 | 制造商:Samsung Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。