- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374278 > K4S281632D-NC1H (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL PDF資料下載
參數(shù)資料
| 型號： | K4S281632D-NC1H |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| 中文描述： | 128Mbit SDRAM的200萬× 16 × 4銀行同步DRAM LVTTL |
| 文件頁數(shù)： | 7/11頁 |
| 文件大小： | 112K |
| 代理商： | K4S281632D-NC1H |
CMOS SDRAM
K4S281632D
Rev. 0.1 Sept. 2001
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
1. The DC/AC Test Output Load of K4S281632D-60/55 is 30pF.
2. The VDD condition of K4S281632D-60/55 is 3.135V~3.6V.
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Notes :
Parameter
Symbol
Version
Unit
Note
- 55
- 60
- 7C
- 75
- 1H
-1L
Row active to row active delay
t
RRD
(min)
11
12
15
15
20
20
ns
1
RAS to CAS delay
t
RCD
(min)
16.5
18
15
20
20
20
ns
1
Row precharge time
t
RP
(min)
16.5
18
15
20
20
20
ns
1
Row active time
t
RAS
(min)
38.5
42
45
45
50
50
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
55
60
60
65
70
70
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2,5
Last data in to Active delay
t
DAL
(min)
2 CLK + tRP
-
5
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output
data
CAS latency=3
2
ea
4
CAS latency=2
-
1
Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
相關PDF資料 |
PDF描述 |
|---|---|
| K4S281632D-NC60 | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NC75 | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NC7C | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NL1H | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NL60 | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| K4S281632D-NC60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NC75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NC7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NL1H | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S281632D-NL60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復。