- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374264 > K4H563238A-TCB0 (SAMSUNG SEMICONDUCTOR CO. LTD.) 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 24-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H563238A-TCB0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | ADC |
| 英文描述： | 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 24-SOIC -40 to 85 |
| 中文描述： | 128MB DDR SDRAM的 |
| 文件頁數(shù)： | 18/53頁 |
| 文件大?。?/td> | 669K |
| 代理商： | K4H563238A-TCB0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
- 18 -
REV. 1.0 November. 2. 2000
128Mb DDR SDRAM
3.2.3 Precharge
3.2.4 No Operation(NOP) & Device Deselect
The precharge command is used to precharge or close a bank that has been activated. The precharge com-
mand is issued when CS, RAS and WE are low and CAS is high at the rising edge of the clock. The precharge
command can be used to precharge each bank respectively or all banks simultaneously. The bank select
addresses(BA0, BA1) are used to define which bank is precharged when the command is initiated. For write
cycle, tWR(min.) must be satisfied until the precharge command can be issued. After tRP from the precharge,
an active command to the same bank can be initiated.
A10/AP
0
0
0
0
1
BA1
0
0
1
1
X
BA0
0
1
0
1
X
Precharge
Bank A Only
Bank B Only
Bank C Only
Bank D Only
All Banks
The device should be deselected by deactivating the CS signal. In this mode DDR SDRAM should ignore
all the control inputs. The DDR SDRAMs are put in NOP mode when CS is active and by deactivating RAS,
CAS and WE. For both Deselect and NOP the device should finish the current operation when this com-
mand is issued.
Bank Selection for Precharge by Bank address bits
Table 5. Bank selection for precharge by Bank address bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H563238A-TLA0 | 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 28-PLCC -40 to 85 |
| K4H563238A-TLA2 | 128Mb DDR SDRAM |
| K4H563238A-TLB0 | 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 28-PLCC -40 to 85 |
| K4H563238B-TCA0 | 128Mb DDR SDRAM |
| K4H563238B-TCA2 | 128Mb DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H563238A-TLA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H563238A-TLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H563238A-TLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H563238B-TCA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H563238B-TCA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。