- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374274 > K4H560438D-TCA2 (SAMSUNG SEMICONDUCTOR CO. LTD.) Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | K4H560438D-TCA2 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-SOIC 0 to 70 |
| 中文描述： | 128MB DDR SDRAM的 |
| 文件頁數(shù)： | 25/26頁 |
| 文件大?。?/td> | 291K |
| 代理商： | K4H560438D-TCA2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁
- 25 -
DDR SDRAM
Rev. 2.2 Mar. ’03
K4H561638D
8. I/O Setup/Hold Plateau Derating
I/O Input Level
This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF
±
310mV for a duration of
up to 2ns.
9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating
tDS
tDH
(ns/V)
(ps)
(ps)
This derating table is used to increase t
DS
/t
DH
in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate
is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 =.4V/ns then the Delta Rise/Fall
Rate =-0/5ns/V. Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate.
10. This parameter is fir system simulation purpose. It is guranteed by design.
11. For each of the terms, if not already an integer, round to the next highest integer. tCK is actual to the system clock cycle time.
tDS
tDH
(mV)
±
280
(ps)
+50
(ps)
+50
Delta Rise/Fall Rate
0
0
0
±
0.25
±
0.5
+50
+50
+100
+100
The following table specifies derating values for the specifications listed if the single-ended clock skew rate is less than 1.0V/ns.
tIH/tIS
(ps)
(ps)
1.0V/ns
0
0
CK slew rate
(Single ended)
tDSS/tDSH
tAC/tDQSCK
(ps)
0
tLZ(min)
(ps)
0
tHZ(max)
(ps)
0
0.75V/ns
0.5V/ns
+50
+100
+50
+100
+50
+100
-50
-100
+50
+100
<Reference>
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H560438D-TCB0 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-SOIC 0 to 70 |
| K4H560438D-TLA0 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-SOIC 0 to 70 |
| K4H560438D-TLA2 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-PDIP 0 to 70 |
| K4H560438D-TLB0 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-PDIP 0 to 70 |
| K4H560438E-NLA2 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 20-HTSSOP 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H560438D-TCB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438D-TCB3 | 制造商:Samsung Semiconductor 功能描述:DRAM Chip DDR SDRAM 256M-Bit 64Mx4 2.5V 60-Pin FBGA Tray |
| K4H560438D-TLA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438D-TLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438D-TLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。