- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374274 > K4H560438C-TCB0 (SAMSUNG SEMICONDUCTOR CO. LTD.) Quadruple 2-Input Positive-NOR Gates 14-SSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H560438C-TCB0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Quadruple 2-Input Positive-NOR Gates 14-SSOP -40 to 85 |
| 中文描述： | 四2正輸入或非門(mén) 14-SSOP封裝；-40℃到85℃ |
| 文件頁(yè)數(shù)： | 1/26頁(yè) |
| 文件大?。?/td> | 291K |
| 代理商： | K4H560438C-TCB0 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
- 1 -
256Mb
DDR SDRAM
Rev. 2.2 Mar. ’03
Double-data-rate architecture; two data transfers per clock cycle
Bidirectional data strobe(DQS)
Four banks operation
Differential clock inputs(CK and CK)
DLL aligns DQ and DQS transition with CK transition
MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
Data I/O transactions on both edges of data strobe
Edge aligned data output, center aligned data input
LDM,UDM/DM for write masking only
Auto & Self refresh
7.8us refresh interval(8K/64ms refresh)
Maximum burst refresh cycle : 8
60 Ball FBGA package
Key Features
Operating Frequencies
*CL : Cas Latency
- B3(DDR333)
133MHz
166MHz
- A2(DDR266A)
133MHz
133MHz
- B0(DDR266B)
100MHz
133MHz
Speed @CL2
Speed @CL2.5
Part No.
Org.
Max Freq.
Interface
Package
K4H560438D-GC(L)B3
64M x 4
B3(DDR333@CL=2.5)
SSTL2
60 ball FBGA
K4H560438D-GC(L)A2
A2(DDR266@CL=2)
K4H560438D-GC(L)B0
B0(DDR266@CL=2.5)
K4H560838D-GC(L)B3
32M x 8
B3(DDR333@CL=2.5)
SSTL2
60 ball FBGA
K4H560838D-GC(L)A2
A2(DDR266@CL=2)
K4H560838D-GC(L)B0
B0(DDR266@CL=2.5)
K4H561638D-GC(L)B3
16M x 16
B3(DDR333@CL=2.5)
SSTL2
60 ball FBGA
K4H561638D-GC(L)A2
A2(DDR266@CL=2)
K4H561638D-GC(L)B0
B0(DDR266@CL=2.5)
ORDERING INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H560438C-TLA0 | 128Mb DDR SDRAM |
| K4H560438C-TLA2 | Quadruple 2-Input Positive-NOR Gates 14-SOIC -40 to 85 |
| K4H560438C-TLB0 | 128Mb DDR SDRAM |
| K4H560438D-TC | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 14-PDIP -40 to 125 |
| K4H560438D-TCA0 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 16-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H560438C-TLA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438C-TLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438C-TLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438D-GC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR 256Mb |
| K4H560438D-GCA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR 256Mb |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。