參數(shù)資料
型號(hào)： K4H560438A-TCB0
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 128Mb DDR SDRAM
中文描述： 128MB DDR SDRAM的
文件頁(yè)數(shù)： 22/26頁(yè)
文件大?。?/td> 291K
代理商： K4H560438A-TCB0
- 22 -
DDR SDRAM
Rev. 2.2 Mar. ’03
K4H561638D
Notes 1. Includes
±
25mV margin for DC offset on V
REF
, and a combined total of
±
50mV margin for all AC noise and DC offset on
V
REF
, bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on V
REF
and internal DRAM noise
coupled TO V
REF
, both of which may result in V
REF
noise. V
REF
should be de-coupled with an inductance of
≤
3nH.
2. V
TT
is not applied directly to the device. V
TT
is a system supply for signal termination resistors, is expected to be set equal to
V
REF
, and must track variations in the DC level of V
REF
3. V
ID
is the magnitude of the difference between the input level on CK and the input level on CK.
4. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in
simulation. The AC and DC input specifications are relative to a VREF envelop that has been bandwidth limited to 200MHZ.
5. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the dc level of the same.
DDR SDRAM IDD spec table
(V
DD
=2.7V, T
= 10
°
C
)
AC Operating Conditions
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
Input Differential Voltage, CK and CK inputs
Input Crossing Point Voltage, CK and CK inputs
VIH(AC)
VIL(AC)
VID(AC)
VIX(AC)
VREF + 0.31
V
V
V
V
3
3
1
2
VREF - 0.31
VDDQ+0.6
0.5*VDDQ+0.2
0.7
0.5*VDDQ-0.2
Note 1. VID is the magnitude of the difference between the input level on CK and the input on CK.
2. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of the same.
3. These parameters should be tested at the pim on actual components and may be checked at either the pin or the pad in simu
lation. the AC and DC input specificatims are refation to a Vref envelope that has been bandwidth limited 20MHz.
Parameter
Specification
Address &
Control pins
1.6 V
1.6 V
4.5 V-ns
4.5 V-ns
Data pins
Maximum peak amplitude allowed for overshoot
Maximum peak amplitude allowed for undershoot
The area between the overshoot signal and VDD must be less than or equal to
The area between the undershoot signal and GND must be less than or equal to
1.2V
1.2V
2.5 V-ns
2.5 V-ns
Overshoot/Undershoot specification
Symbol
16Mx16
Unit
Notes
K4H560838D-GC(L)B3
(DDR333)
90
125
3
25
20
35
55
200
190
180
3
1.5
350
K4H560838D-GC(L)A2, B0
(DDR266A/B)
80
115
3
20
18
30
45
170
155
165
3
1.5
300
IDD0
IDD1
IDD2P
IDD2F
IDD2Q
IDD3P
IDD3N
IDD4R
IDD4W
IDD5
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
IDD6
Normal
Low power
IDD7A
Optional
相關(guān)PDF資料
PDF描述
K4H560438A-TLA0 128Mb DDR SDRAM
K4H560438A-TLA2 128Mb DDR SDRAM
K4H560438A-TLB0 128Mb DDR SDRAM
K4H560438B-TCA0 128Mb DDR SDRAM
K4H560438B-TCA2 128Mb DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4H560438A-TLA0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM
K4H560438A-TLA2 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM
K4H560438A-TLB0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM
K4H560438B-TCA0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM
K4H560438B-TCA2 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*