- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374264 > K4H513238M-TLA0 (SAMSUNG SEMICONDUCTOR CO. LTD.) Quad Wide Bandwidth High Output Drive Single Supply Op Amp 14-SOIC -40 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | K4H513238M-TLA0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 14-SOIC -40 to 125 |
| 中文描述： | 128MB DDR SDRAM的 |
| 文件頁數(shù)： | 9/53頁 |
| 文件大?。?/td> | 669K |
| 代理商： | K4H513238M-TLA0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
- 9 -
REV. 1.0 November. 2. 2000
128Mb DDR SDRAM
1. Key Features
Double-data-rate architecture; two data transfers per clock cycle
Bidirectional data strobe(DQS)
Four banks operation
Differential clock inputs(CK and CK)
DLL aligns DQ and DQS transition with CK transition
MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
Data I/O transactions on both edges of data strobe
Edge aligned data output, center aligned data input
LDM,UDM/DM for write masking only
Auto & Self refresh
15.6us refresh interval(4K/64ms refresh)
Maximum burst refresh cycle : 8
66pin TSOP II package
1.1 Features
1.2 Operating Frequencies
*CL : Cas Latency
Table 1. Operating frequency and DLL jitter
- A2(DDR266A)
133MHz@CL2
-
±0.75ns
- B0(DDR266B)
100MHz
133MHz
±0.75ns
- A0(DDR200)
100MHz
-
±0.8ns
Speed @CL2
Speed @CL2.5
DLL jitter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H513238M-TLA2 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 14-SOIC -40 to 125 |
| K4H513238M-TLB0 | Quad Wide Bandwidth High Output Drive Single Supply Op Amp 14-PDIP -40 to 125 |
| K4H563238A-TCA2 | 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 24-SOIC -40 to 85 |
| K4H563238A-TCB0 | 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 24-SOIC -40 to 85 |
| K4H563238A-TLA0 | 10-Bit, 164 kSPS ADC Parallel Out, Direct I/F to DSP/uProcessor, 10 Ch. 28-PLCC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H513238M-TLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H513238M-TLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H56038D-TC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb D-die DDR400 SDRAM Specification |
| K4H560438 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
| K4H560438A-TCA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。