- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374270 > K4H511638B-TLB0 (SAMSUNG SEMICONDUCTOR CO. LTD.) 8-Bit, 22 kSPS ADC Serial Out, uProcessor Periph./Standalone, Mux option w/SE or differential, 2 Ch. 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | K4H511638B-TLB0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | 串行ADC |
| 英文描述： | 8-Bit, 22 kSPS ADC Serial Out, uProcessor Periph./Standalone, Mux option w/SE or differential, 2 Ch. 8-SOIC |
| 中文描述： | 128MB DDR SDRAM的 |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 367K |
| 代理商： | K4H511638B-TLB0 |
Rev. 1.1 June. 2005
DDR SDRAM
DDR SDRAM 512Mb C-die (x4, x8, x16)
(V=Valid, X=Don
′
t Care, H=Logic High, L=Logic Low)
8.0 Command Truth Table
Note :
1. OP Code : Operand Code. A
0
~ A
13
& BA
0
~ BA
1
: Program keys. (@EMRS/MRS)
2. EMRS/MRS can be issued only at all banks precharge state.
A new command can be issued 2 clock cycles after EMRS or MRS.
3. Auto refresh functions are same as the CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA
0
~ BA
1
: Bank select addresses.
If both BA
0
and BA
1
are "Low" at read, write, row active and precharge, bank A is selected.
If BA
0
is "High" and BA
1
is "Low" at read, write, row active and precharge, bank B is selected.
If BA
0
is "Low" and BA
1
is "High" at read, write, row active and precharge, bank C is selected.
If both BA
0
and BA
1
are "High" at read, write, row active and precharge, bank D is selected.
5. If A
10
/AP is "High" at row precharge, BA
0
and BA
1
are ignored and all banks are selected.
6. During burst write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at t
RP
after the end of burst.
7. Burst stop command is valid at every burst length.
8. DM(x4/8) sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
UDM/LDM(x16 only) sampled at the rising and falling edges of the UDQS/LDQS and Data-in are masked at the both edges
(Write UDM/LDM latency is 0).
9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.
COMMAND
CKEn-1 CKEn
CS
RAS
CAS
WE
BA0,1
A10/AP
A0 ~ A9,
A11 ~ A12
Note
Register
Extended MRS
H
X
L
L
L
L
OP CODE
1, 2
Register
Mode Register Set
H
X
L
L
L
L
OP CODE
1, 2
Refresh
Auto Refresh
H
H
L
L
L
H
X
3
Self
Refresh
Entry
L
3
Exit
L
H
L
H
H
H
X
3
H
X
X
X
3
Bank Active & Row Addr.
H
X
L
L
H
H
V
Row Address
Read &
Column Address
Auto Precharge Disable
H
X
L
H
L
H
V
L
Column
Address
4
Auto Precharge Enable
H
4
Write &
Column Address
Auto Precharge Disable
H
X
L
H
L
L
V
L
Column
Address
4
Auto Precharge Enable
H
4, 6
Burst Stop
H
X
L
H
H
L
X
7
Precharge
Bank Selection
H
X
L
L
H
L
V
L
X
All Banks
X
H
5
Active Power Down
Entry
H
L
H
X
X
X
X
L
V
V
V
Exit
L
H
X
X
X
X
Precharge Power Down Mode
Entry
H
L
H
X
X
X
X
L
H
H
H
Exit
L
H
H
X
X
X
L
V
V
V
DM(UDM/LDM for x16 only)
H
X
X
8
No operation (NOP) : Not defined
H
X
H
X
X
X
X
9
L
H
H
H
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4H511638M-TCA2 | 128Mb DDR SDRAM |
| K4H511638M-TCB0 | 8-Bit, 20 kSPS ADC Serial Out, uProcessor Periph./Standalone, Rem. Op w/Ser. Data Link, Mux option 20-SOIC |
| K4H511638M-TLA0 | 128Mb DDR SDRAM |
| K4H511638M-TLA2 | 128Mb DDR SDRAM |
| K4H511638M-TLB0 | 128Mb DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4H511638B-UC/LA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb B-die DDR SDRAM Specification |
| K4H511638B-UC/LB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb B-die DDR SDRAM Specification |
| K4H511638B-UC/LB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb B-die DDR SDRAM Specification |
| K4H511638B-UC/LCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb B-die DDR SDRAM Specification |
| K4H511638B-ZC/LA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb B-die DDR SDRAM Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。