- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374255 > K4D263238E-GC45 (SAMSUNG SEMICONDUCTOR CO. LTD.) DIODE ZENER TRIPLE ISOLATED 200mW 17.88Vz 10mA-Izt 0.02545 0.05uA-Ir 14 SOT-363 3K/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | K4D263238E-GC45 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DIODE ZENER TRIPLE ISOLATED 200mW 17.88Vz 10mA-Izt 0.02545 0.05uA-Ir 14 SOT-363 3K/REEL |
| 中文描述： | 100萬x 32Bit的× 4銀行圖形雙數(shù)據(jù)速率同步DRAM的雙向數(shù)據(jù)選通和DLL |
| 文件頁數(shù)： | 9/17頁 |
| 文件大?。?/td> | 310K |
| 代理商： | K4D263238E-GC45 |
128M GDDR SDRAM
K4D263238E-GC
- 9 -
Rev 1.7 (Nov. 2003)
The extended mode register stores the data for enabling or disabling DLL and selecting output driver
strength. The default value of the extended mode register is not defined, therefore the extened mode register
must be written after power up for enabling or disabling DLL. The extended mode register is written by assert-
ing low on CS, RAS, CAS, WE and high on BA0(The DDR SDRAM should be in all bank precharge with CKE
already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A11
and BA1 in the same cycle as CS, RAS, CAS and WE going low are written in the extended mode register. A1
and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are
required to complete the write operation in the extended mode register. The mode register contents can be
changed using the same command and clock cycle requirements during operation as long as all banks are in
the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address
pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific
codes.
A
0
0
1
DLL Enable
Enable
Disable
BA
0
0
1
A
n
~ A
0
MRS
EMRS
Figure 7. Extended Mode Register set
EXTENDED MODE REGISTER SET(EMRS)
Address Bus
Extended
*1 : RFU(Reserved for future use) should stay "0" during EMRS cycle.
A
6
0
0
1
1
A
1
0
1
0
1
Output Driver Impedence Control
N/A
Do not use
Weak
60%
N/A
Do not use
N/A
Do not use
RFU
1
RFU
D.I.C
RFU
D.I.C
DLL
BA
1
BA
0
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
Mode Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4D263238G-GC | 128Mbit GDDR SDRAM |
| K4D263238G-GC2A | 128Mbit GDDR SDRAM |
| K4D263238G-GC33 | 128Mbit GDDR SDRAM |
| K4D263238G-GC36 | 128Mbit GDDR SDRAM |
| K4D263238G-VC | 128Mbit GDDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4D263238F | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238F-QC40 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| K4D263238F-QC50 | 制造商:Samsung Electro-Mechanics 功能描述:4M X 32 DDR DRAM, 0.7 ns, PQFP100 |
| K4D263238F-QC50000 | 制造商:Samsung 功能描述:DDR SGRAM X32 TQFP - Trays |
| K4D263238G-GC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。