參數(shù)資料
型號(hào)： K4D261638F-TC36
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 128Mbit GDDR SDRAM
中文描述： 128Mbit GDDR SDRAM內(nèi)存
文件頁(yè)數(shù)： 8/18頁(yè)
文件大小： 225K
代理商： K4D261638F-TC36
128M GDDR SDRAM
K4D261638F
- 8 -
Rev. 1.2 (Jan. 2004)
The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency,
addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for
variety of different applications. The default value of the mode register is not defined, therefore the mode register must be
written after EMRS setting for proper operation. The mode register is written by asserting low on CS, RAS, CAS and
WE(The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of
address pins A
0
~ A
11
and BA
0
, BA
1
in the same cycle as CS, RAS, CAS and WE going low is written in the mode register.
Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents
can be changed using the same command and clock cycle requirements during operation as long as all banks are in the
idle state. The mode register is divided into various fields depending on functionality. The burst length uses A
0
~ A
2
,
addressing mode uses A
3
, CAS latency(read latency from column address) uses A
4
~ A
6
. A
7
is used for test mode. A
8
is
used for DLL reset. A
7,
A
8
, BA
0
and BA
1
must be set to low for normal MRS operation. Refer to the table for specific codes
for various burst length, addressing modes and CAS latencies.
MODE REGISTER SET(MRS)
Address Bus
Mode Register
CAS Latency
A
6
0
0
0
0
1
1
1
1
A
5
0
0
1
1
0
0
1
1
A
4
0
1
0
1
0
1
0
1
Latency
Reserved
Reserved
Reserved
3
4
5
Reserved
Reserved
Burst Length
A
2
A
1
A
0
Burst Type
Sequential
Reserve
2
4
8
Reserve
Reserve
Reserve
Reserve
Interleave
Reserve
2
4
8
Reserve
Reserve
Reserve
Reserve
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Burst Type
A
3
0
1
Type
Sequential
Interleave
* RFU(Reserved for future use)
should stay "0" during MRS
cycle.
MRS Cycle
Command
*1 : MRS can be issued only at all banks precharge state.
*2 : Minimum
t
RP
is required to issue MRS command.
CK, CK
Precharge
All Banks
NOP
NOP
MRS
NOP
NOP
2
0
1
5
3
4
8
6
7
Any
NOP
Command
t
RP
t
MRD
=2 t
CK
BA
1
BA
0
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
RFU
0
RFU
DLL
TM
CAS Latency
BT
Burst Length
BA
0
0
1
A
n
~ A
0
MRS
EMRS
DLL
A
8
0
1
DLL Reset
No
Yes
Test Mode
A
7
0
1
mode
Normal
Test
NOP
相關(guān)PDF資料
PDF描述
K4D261638F-TC40 128Mbit GDDR SDRAM
K4D261638F-TC50 128Mbit GDDR SDRAM
K4D263238A 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL
K4D263238A-GC33 DIODE ZENER SINGLE 500mW 2.7Vz 0.05mA-Izt 0.05 1uA-Ir 1 SOD-123 3K/REEL
K4D263238A-GC36 DIODE ZENER SINGLE 500mW 3Vz 0.05mA-Izt 0.05 0.8uA-Ir 1 SOD-123 3K/REEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4D261638F-TC40 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit GDDR SDRAM
K4D261638F-TC50 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit GDDR SDRAM
K4D261638I-LC50000 制造商:Samsung Semiconductor 功能描述:DDR SGRAM X16 TSOP2 - Trays
K4D261638I-LC50T00 制造商:Samsung Semiconductor 功能描述:DDR SGRAM X16 TSOP2 - Tape and Reel
K4D261638K-LC50T00 制造商:Samsung Semiconductor 功能描述:128MSGDDRDDR SGRAMX16TSOP2 - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*