- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360998 > ISP1181B (NXP Semiconductors N.V.) Full-speed Universal Serial Bus peripheral controller PDF資料下載
參數(shù)資料
| 型號： | ISP1181B |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Full-speed Universal Serial Bus peripheral controller |
| 中文描述： | 全速通用串行總線外設(shè)控制器 |
| 文件頁數(shù)： | 30/70頁 |
| 文件大小： | 341K |
| 代理商： | ISP1181B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Philips Semiconductors
ISP1181B
Full-speed USB peripheral controller
Product data
Rev. 02 — 07 December 2004
30 of 70
9397 750 13958
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
12.1.6
Write/Read DMA Configuration
This command defines the DMA configuration of ISP1181B and enables/disables
DMA transfers. The command accesses the DMA Configuration Register, which
consists of 2 bytes. The bit allocation is given in
Table 24
. A bus reset will clear bit
DMAEN (DMA disabled), all other bits remain unchanged.
Code (Hex): F0/F1 —
write/read DMA Configuration
Transaction —
write/read 2 bytes
[1]
Unchanged by a bus reset.
Bit
Symbol
Reset
Access
7
6
5
4
3
2
1
0
reserved
0
R/W
SP_IEEOT
0
R/W
IEPSOF
0
R/W
IESOF
0
R/W
IEEOT
0
R/W
IESUSP
0
R/W
IERESM
0
R/W
IERST
0
R/W
Table 23:
Bit
31 to 24
23 to 10
9
8
7
6
5
Interrupt Enable Register: bit description
Symbol
Description
-
reserved; must write logic 0
IEP14 to IEP1
A logic 1 enables interrupts from the indicated endpoint.
IEP0IN
A logic 1 enables interrupts from the control IN endpoint.
IEP0OUT
A logic 1 enables interrupts from the control OUT endpoint.
-
reserved
SP_IEEOT
A logic 1 enables interrupt upon detection of a short packet.
IEPSOF
A logic 1 enables 1 ms interrupts upon detection of
Pseudo SOF.
IESOF
A logic 1 enables interrupt upon SOF detection.
IEEOT
A logic 1 enables interrupt upon EOT detection.
IESUSP
A logic 1 enables interrupt upon detection of ‘suspend’ state.
IERESM
A logic 1 enables interrupt upon detection of a ‘resume’ state.
IERST
A logic 1 enables interrupt upon detection of a bus reset.
4
3
2
1
0
Table 24:
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
DMA Configuration Register: bit allocation
15
14
CNTREN
SHORTP
0
[1]
0
[1]
R/W
R/W
7
6
13
12
11
10
9
8
reserved
0
[1]
R/W
5
0
[1]
R/W
4
0
[1]
R/W
3
DMAEN
0
R/W
0
[1]
R/W
2
0
[1]
R/W
1
0
[1]
R/W
0
EPDIX[3:0]
0
[1]
R/W
reserved
0
R/W
BURSTL[1:0]
0
[1]
R/W
0
[1]
R/W
0
[1]
R/W
0
[1]
R/W
0
[1]
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1181BBS | Full-speed Universal Serial Bus peripheral controller |
| ISP1181BDGG | Full-speed Universal Serial Bus peripheral controller |
| ISP1181 | Full-speed Universal Serial Bus Interface Device(全速通用串行總線接口器件) |
| ISP1181DGG | INDUCTOR 4.7NH +-.3NH 0402 SMD |
| ISP1183 | Low-power Universal Serial Bus interface device with DMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1181BBS | 制造商:NXP Semiconductors 功能描述:IC CONTROLLER USB PERIPHERAL SMD 制造商:ST-Ericsson 功能描述:CONTROLLER USB PERIPHERAL 48HVQFN |
| ISP1181BBS,518 | 功能描述:USB 接口集成電路 USB 1.1 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181BBS,551 | 功能描述:USB 接口集成電路 USB 1.1 DEVICE CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181BBS,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181BBS518 | 制造商:ST-Ericsson 功能描述:CONTROLLER USB PERIPHERAL 48HVQFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。