參數(shù)資料
型號: ISL98002CRZ-EVALZ
廠商: Intersil
文件頁數(shù): 5/28頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR ISL98002CRZ
標(biāo)準(zhǔn)包裝: 1
系列: *
13
FN6535.1
December 7, 2009
0x13
PLL Misc (0x04)
0
PLL Lock Edge
HSYNC
0: Lock on trailing edge of HSYNC (default)
1: Lock on leading edge of HSYNC
1
Reserved
Set to 0
2
Reserved
Set to 0
3CLKINVIN Pin
Disable
0: CLKINVIN pin enabled (default)
1: CLKINVIN pin disabled (internally forced low)
5:4
CLKINVIN Pin
Function
00: CLKINV (default)
01: External CLAMP (See Note)
10: External COAST
11: External PIXCLK
Note: the CLAMP pulse is used to
- perform a DC restore (if enabled)
- start the ABLC function (if enabled), and
- update the data to the Offset DACs (always).
In the default internal CLAMP mode, the ISL98002
automatically generates the CLAMP pulse. If External
CLAMP is selected, the Offset DAC values only
change on the leading edge of CLAMP. If there is no
internal clamp signal, there will be up to a 100ms
delay between when the PGA gain or offset DAC
register is written to, and when the PGA or offset DAC
is actually updated.
6
Reserved
Set to 0
7
Reserved
Set to 1
0x14
DC Restore and ABLC starting pixel
MSB (0x00)
4:0
DC Restore and
ABLC starting
pixel (MSB)
Pixel after HSYNCIN trailing edge to begin
DC restore and ABLC functions. 13-bits.
Set this register to the first stable black pixel following
the trailing edge of HSYNCIN.
0x15
DC Restore and ABLC starting pixel LSB
(0x03)
7:0
DC Restore and
ABLC starting
pixel (LSB)
0x16
DC Restore Clamp Width
(0x10)
7:0
DC Restore clamp
width (pixels)
Width of DC restore clamp used in AC-coupled
configurations. Has no effect on ABLC. Minimum
value is 0x02 (a setting of 0x01 or 0x00 will not
generate a clamp pulse).
0x17
ABLC Configuration (0x40)
0
ABLC disable
0: ABLC enabled (default)
1: ABLC disabled
1
Reserved
Set to 0.
3:2
ABLC pixel width
Number of black pixels averaged every line for
ABLC function
00: 16 pixels [default]
01: 32 pixels
10: 64 pixels
11: 128 pixels
6:4
ABLC bandwidth
ABLC Time constant (lines) = 2(5+[6:4])
000 = 32 lines
100 = 256 lines (default)
111 = 4096 lines
7
Reserved
Set to 0.
Register Listing (Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(S)
FUNCTION NAME
DESCRIPTION
ISL98002
相關(guān)PDF資料
PDF描述
EET-ED2E471DA CAP ALUM 470UF 250V 20% SNAP
M3DDK-2606R IDC CABLE - MKR26K/MC26M/MKR26K
3-1906014-3 CA 2.0MM OFNR 50/125,LC SEC YEL
ISL59837IAZ-EVALZ EVAL BOARD FOR ISL59837IAZ
ECO-S2WB151BA CAP ALUM 150UF 450V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL98003CNZ-110 功能描述:IC AFE 3CH 8BIT 110MHZ 80EPTQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
ISL98003CNZ-150 功能描述:IC AFE 3CH 8BIT 150MHZ 80EPTQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
ISL98003CNZ-165 功能描述:IC AFE 3CH 8BIT 165MHZ 80EPTQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
ISL98003CNZ-165S2733 制造商:Intersil Corporation 功能描述:TANGTOP ISL98003CNZ-T165 W/BUSINESS TRACKING REQUIREMENTS - Trays
ISL98003CNZ-EVALZ 功能描述:EVAL BOARD FOR ISL98003CNZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板