- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9257 > ISL96017UIRT8Z-TK (Intersil)IC XDCP 128-TAP 50KOHM 8-TDFN PDF資料下載
參數(shù)資料
| 型號： | ISL96017UIRT8Z-TK |
| 廠商： | Intersil |
| 文件頁數(shù)： | 13/13頁 |
| 文件大小： | 0K |
| 描述： | IC XDCP 128-TAP 50KOHM 8-TDFN |
| 標準包裝： | 1,000 |
| 接片： | 128 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標準值 ±100 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-WDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 8-TDFN（3x3） |
| 包裝： | 帶卷 (TR) |
ISL96017
9
FN8243.2
June 8, 2012
I2C Serial Interface
This device supports a bidirectional bus oriented protocol. The
protocol defines any device that sends data onto the bus as a
transmitter and the receiving device as the receiver. The device
controlling the transfer is a master and the device being
controlled is the slave. The master always initiates data transfers
and provides the clock for both transmit and receive operations.
Therefore, this device operates as a slave device in all
applications. All communication over the I2C interface is
conducted by sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL LOW
periods. SDA state changes during SCL HIGH are reserved for
indicating START and STOP conditions (See Figure 7). On power
up, the SDA pin is in the input mode. All I2C interface operations
must begin with a START condition, which is a HIGH to LOW
transition of SDA while SCL is HIGH. The device continuously
monitors the SDA and SCL lines for the START condition and does
not respond to any command until this condition is met (See
Figure 7). A START condition is ignored during the power up
sequence and during internal non-volatile write cycles. All I2C
interface operations must be terminated by a STOP condition,
which is a LOW to HIGH transition of SDA while SCL is HIGH (See
Figure 7). A STOP condition at the end of a Read operation, or at
the end of a Write operation to volatile bytes only places the
device in its standby mode. A STOP condition during a Write
operation to a non-volatile byte, initiates an internal non-volatile
write cycle. The device enters its standby state when the internal
non-volatile write cycle is completed.
An ACK, Acknowledge, is a software convention used to indicate
a successful data transfer. The transmitting device, either master
or slave, releases the SDA bus after transmitting eight bits.
During the ninth clock cycle, the receiver pulls the SDA line LOW
to acknowledge the reception of the eight bits of data (See
Figure 8). This device responds with an ACK after recognition of a
START condition followed by a valid Identification Byte, and once
again after successful receipt of the Address Byte. This device
also responds with an ACK after receiving each Data Byte of a
Write operation. The master must respond with an ACK after
receiving each Data Byte of a read operation except the last one.
A valid Identification Byte contains 1010 as the four MSBs. The
following three bits are the MSBs of the memory address to be
accessed. The LSB of the Identification Byte is the Read/Write
bit. Its value is “1” for a Read operation, and “0” for a Write
operation (see Table 2). The complete memory address location
to be accessed is a 11-bit word, since the memory has 2048
bytes. The eight LSBs are in the Address Byte.
TABLE 2. IDENTIFICATION BYTE FORMAT
10
1
0
A10
A9
A8
R/Wb
MSB
LSB
SCL
SDA
START
STOP
SCL
SDA
DATA STABLE
DATA CHANGE
DATA STABLE
FIGURE 7. VALID DATA CHANGES, START AND STOP CONDITIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BTL-MV | CONVERTER MOD DC/DC 28V 150W |
| ISL96017WIRT8Z-TK | IC XDCP 128-TAP 10KOHM 8-TDFN |
| DS1013G-25 | IC DELAY LINE 25NS 14-DIPGW |
| VI-26D-MY-F1 | CONVERTER MOD DC/DC 85V 50W |
| X9116WM8Z-2.7T1 | IC XDCP 16-TAP 10K CMOS 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL96017WIRT8Z | 功能描述:IC POT DGTL 10K OHM 8-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL96017WIRT8Z-T | 功能描述:IC XDCP 128-TAP 10KOHM 8-TDFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL96017WIRT8Z-TK | 功能描述:IC XDCP 128-TAP 10KOHM 8-TDFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL97516IUZ | 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 600KHZ/1.2MHZ PWM ST EP-UP REG 8LD RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風格:SMD/SMT |
| ISL97516IUZEVALZ | 制造商:Intersil Corporation 功能描述:ISL97516IUZ EVALUATION BOARD - 8LD MSOP - ROHS COMPLIANT - Bulk 制造商:Intersil Corporation 功能描述:EVALUATION BOARD FOR ISL97516IUZ 制造商:Intersil 功能描述:ISL97516IUZ EVALI ON BRD 8LD RHS CMPL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。