參數(shù)資料
型號(hào): ISL9206DRZ-T
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: FlexiHash+ For Battery Authentication
中文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
封裝: ROHS COMPLIANT, PLASTIC, TDFN-8
文件頁(yè)數(shù): 10/17頁(yè)
文件大?。?/td> 341K
代理商: ISL9206DRZ-T
10
FN9260.2
January 5, 2007
Access Instruction Frame
The XSD access instruction frame is shown in Figure 9. The
instruction frame consists of 16 bits of digital signal with the
contents described as following.
CS FIELD
The CS field is a 1-Bit Chip Address Selection. An initial
1-Bit Chip Address code of ‘0’ is pre-programmed into the
device’s OTP ROM address location 0-00[7:6] at the time of
chip manufacture, and may be re-programmed by the pack
manufacturer if needed. If the CS code in the instruction
does not match the device’s Chip Address code, the
instruction, and any subsequent frames that follow, will be
ignored until a break command is received.
OPCODE FIELD
The OPCODE is a 2-Bit field defines the operation of the
transaction following the instruction frame. The operations
are described in Table 4.
BANK FIELD
The memories in the ISL9206 are divided into four banks.
The BANK field is defined in Table 5.
ADDRESS FIELD
The address field indicates the starting address of a memory
or register read or write sequence. Keep in mind that only odd
starting addresses are allowed for the OTP ROM access.
BYTES FIELD
The bytes field indicates the number of data bytes to read or
write, not including the CRC byte. Not all BYTES Field
settings are supported. Only settings marked with an ‘X’ is
valid for a particular bus instruction, as indicated in Table 6.
Attempt to read or write with an invalid BYTES setting may
yield unpredictable results.
Writing to OTP ROM can occur at only two bytes at a time,
but reading from OTP ROM can happen at 2, 4 or 16 bytes
at a time. Writing to and reading from OTP ROM in any other
byte denomination will yield unpredictable result, and should
therefore be strictly prohibited.
TABLE 4. DEFINITION OF THE OPCODE FIELD
OPCODE
DESCRIPTION
ACTION
00
Write Operation
Write to device register
01
Read Operation (normal)
Read from device register
10
Read Operation (with CRC) Read from device register. Append 1-Byte CRC to the end of the last read frame.
11
Sleep Mode Activation
Immediately sets the device in Sleep mode.
Note: After detecting the ‘11’ Opcode, the device immediately enters sleep mode. If more than 3
bits sent, subsequent pulses may wake the device up again.
FIGURE 9. THE 16-BIT INSTRUCTION FRAME FIELD DEFINITION
0
15
OPCODE
BANK
ADDRESS
BYTES
CS
TABLE 5. BANK FIELD DEFINITION.
BANK
MEMORY/REGISTER BANK SELECTION
00
OTP ROM
01
Control and Status Registers
10
Device Authentication Registers
11
Test Registers (Reserved)
TABLE 6. DEFINITION OF THE BYTES FIELD
BYTES
FIELD
DATA BYTES
TO FOLLOW
OTP ROM
WRITE
OTP ROM
READ
REG READ
OR WRITE
CHLG CODE
WRITE
COMMENTS
0
0
Invalid selection. Causes a bus error.
1
1
X
Must use 1-Byte read for clearing of the STAT register.
2
2
X
X
X
3
N/A
Invalid selection. Causes a bus error.
4
4
X
X
5 - 6
N/A
Invalid selection. Causes a bus error.
7
16
X
For reading from OTP ROM only (prior to lock-out).
ISL9206
相關(guān)PDF資料
PDF描述
ISL9206EVAL1 FlexiHash For Battery Authentication
ISL9208IRZ Multi-Cell Li-ion Battery Pack OCP/Analog Front End
ISL9209B Charging System Safety Circuit
ISL9209BIRZ Charging System Safety Circuit
ISL9209 Charging System Safety Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL9206EVAL1 制造商:Intersil Corporation 功能描述:EVAL BD FOR FLEXIHASH+ FOR BATTERY AUTHENTICATION - Bulk
ISL9208 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Multi-Cell Li-ion Battery Pack OCP/Analog Front End
ISL9208_0711 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Multi-Cell Li-ion Battery Pack OCP/Analog Front End
ISL9208EVAL1Z 制造商:Intersil Corporation 功能描述:ISL9208 EVALUATION BOARD 1 - ROHS COMPLIANT - QFN - Bulk
ISL9208EVAL2Z 功能描述:EVAL BOARD 2 FOR ISL9208 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板