- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384531 > ISL90841WIV1427Z (INTERSIL CORP) Low Noise, Low Power I2C Bus, 256 Taps PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL90841WIV1427Z |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 數(shù)字電位計(jì) |
| 英文描述： | Low Noise, Low Power I2C Bus, 256 Taps |
| 中文描述： | QUAD 10K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSSOP-14 |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大?。?/td> | 1126K |
| 代理商： | ISL90841WIV1427Z |
11
FN8094.0
August 1, 2005
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
ISL90841 responds with an ACK. At this time, the device
enters its standby state (See Figure 17).
Read Operation
A Read operation consist of a three byte instruction followed
by one or more Data Bytes (See Figure 18). The master
initiates the operation issuing the following sequence: a
START, the Identification byte with the R/W bit set to “0”, an
Address Byte, a second START, and a second Identification
byte with the R/W bit set to “1”. After each of the three bytes,
the ISL90841 responds with an ACK. Then the ISL90841
transmits Data Bytes as long as the master responds with an
ACK during the SCL cycle following the eighth bit of each
byte. The master terminates the read operation (issuing a
STOP condition) following the last bit of the last Data Byte
(See Figure 18).
The Data Bytes are from the registers indicated by an
internal pointer. This pointer initial value is determined by the
Address Byte in the Read operation instruction, and
increments by one during transmission of each Data Byte.
After reaching the memory location 03h the pointer “rolls
over” to 00h, and the device continues to output data for
each ACK received.
ISL90841
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL90841UIV1427 | Low Noise, Low Power I2C Bus, 256 Taps |
| ISL90841UIV1427Z | Low Noise, Low Power I2C Bus, 256 Taps |
| ISL90842 | Low Noise, Low Power, I2C Bus, 256 Taps |
| ISL90842WIV1427 | Low Noise, Low Power, I2C Bus, 256 Taps |
| ISL90842UIV1427 | Low Noise, Low Power, I2C Bus, 256 Taps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL90841WIV1427Z-TK | 功能描述:IC POT DGTL QUAD 10K OHM 14TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL90842 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Noise, Low Power, I2C Bus, 256 Taps |
| ISL90842_06 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Quad Digitally Controlled Variable Resistors |
| ISL90842UIV1427 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Noise, Low Power, I2C Bus, 256 Taps |
| ISL90842UIV1427Z | 功能描述:IC DCP 256-TAP 50KOHM TSSOP-14 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。