參數(shù)資料
型號(hào): ISL90726UIE6Z
廠商: INTERSIL CORP
元件分類: 數(shù)字電位計(jì)
英文描述: 350V, 120mA, 35. 1-Form-A relay with an optocoupler
中文描述: 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 128 POSITIONS, PDSO6
封裝: LEAD FREE, MO-203-AB, SC-70, 6 PIN
文件頁(yè)數(shù): 4/8頁(yè)
文件大?。?/td> 226K
代理商: ISL90726UIE6Z
4
FN8244.1
August 3, 2005
SERIAL INTERFACE SPECIFICATIONS
V
IL
SDA, and SCL input buffer LOW
voltage
-0.3
0.3*V
CC
V
V
IH
SDA, and SCL input buffer HIGH
voltage
0.7*V
CC
V
CC
+
0.3
V
Hysteresis
SDA and SCL input buffer hysteresis
0.05*
V
CC
V
V
OL
SDA output buffer LOW voltage,
sinking 4mA
0
0.4
V
Cpin
(Note 10) SDA, and SCL pin capacitance
10
pF
f
SCL
SCL frequency
400
kHz
t
IN
Pulse width suppression time at SDA
and SCL inputs
Any pulse narrower than the max spec is
suppressed.
50
ns
t
AA
SCL falling edge to SDA output data
valid
SCL falling edge crossing 30% of V
CC
, until
SDA exits the 30% to 70% of V
CC
window.
900
ns
t
BUF
Time the bus must be free before the
start of a new transmission
SDA crossing 70% of V
CC
during a STOP
condition, to SDA crossing 70% of V
CC
during
the following START condition.
1300
ns
t
LOW
Clock LOW time
Measured at the 30% of V
CC
crossing.
1300
ns
t
HIGH
Clock HIGH time
Measured at the 70% of V
CC
crossing.
600
ns
t
SU:STA
START condition setup time
SCL rising edge to SDA falling edge. Both
crossing 70% of V
CC
.
600
ns
t
HD:STA
START condition hold time
From SDA falling edge crossing 30% of V
CC
to
SCL falling edge crossing 70% of V
CC
.
600
ns
t
SU:DAT
Input data setup time
From SDA exiting the 30% to 70% of V
CC
window, to SCL rising edge crossing 30% of
V
CC
100
ns
t
HD:DAT
Input data hold time
From SCL rising edge crossing 70% of V
CC
to
SDA entering the 30% to 70% of V
CC
window.
0
ns
t
SU:STO
STOP condition setup time
From SCL rising edge crossing 70% of V
CC
, to
SDA rising edge crossing 30% of V
CC
.
600
ns
t
HD:STO
STOP condition hold time for read, or
volatile only write
From SDA rising edge to SCL falling edge. Both
crossing 70% of V
CC
.
600
ns
t
DH
Output data hold time
From SCL falling edge crossing 30% of V
CC
,
until SDA enters the 30% to 70% of V
CC
window.
0
ns
t
R
(Note 12)
SDA and SCL rise time
From 30% to 70% of V
CC
20 +
0.1 * Cb
250
ns
t
F
(Note 12)
SDA and SCL fall time
From 70% to 30% of V
CC
20 +
0.1 * Cb
250
ns
Cb
(Note 12)
Capacitive loading of SDA or SCL
Total on-chip and off-chip
10
400
pF
Rpu
(Note 12)
SDA and SCL bus pull-up resistor off-
chip
Maximum is determined by t
R
and t
F
.
For Cb = 400pF, max is about 2~2.5k
.
For Cb = 40pF, max is about 15~20k
.
1
k
Operating Specifications
(Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
(Note 1)
MAX
UNIT
ISL90726
相關(guān)PDF資料
PDF描述
ISL90726UIE6Z-TK 250V, 170mA, 20. 1-Form-A relay with an optocoupler
ISL90726WIE6Z Digitally Controlled Potentiometer (XDCP)
ISL90726WIE6Z-TK Digitally Controlled Potentiometer (XDCP)
ISL90727UIE627Z-TK Digitally Controlled Potentiometer
ISL90727WIE627Z-TK Digitally Controlled Potentiometer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL90726UIE6Z-TK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)
ISL90726WIE627Z 制造商:Intersil Corporation 功能描述:DGTL POTENTIOMETER 128POS 10KOHM SGL 6PIN SC-70 - Rail/Tube
ISL90726WIE627Z-TK 功能描述:數(shù)字電位計(jì) IC ISL90726 IND 6LD SC7 SNGVOLATILE 128 TAP RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
ISL90726WIE6Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)
ISL90726WIE6Z-TK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)